N

NITHEESH GOWDA C R

Software Engineer

Bengaluru, Karnataka, India8 yrs experience

Key Highlights

  • 7+ years in Analog Mixed-Signal Layout Engineering.
  • Expertise in advanced semiconductor technologies.
  • Proven track record in project management and collaboration.
Stackforce AI infers this person is a Semiconductor Layout Engineer with expertise in Analog Mixed-Signal design.

Contact

LinkedIn

Skills

Other Skills

EMIRLayout Versus Schematic (LVS)Integrated Circuits (IC)Electrostatic Discharge (ESD)Design Rule Checking (DRC)Layout DesignVirtuosoMixed-Signal Integrated CircuitsHVCadenceAnalog LayoutCadence VirtuosoVery-Large-Scale Integration (VLSI)TeamworkTeam Spirit

About

An adept Analog Mixed-Signal Layout Engineer with comprehensive experience across cutting-edge semiconductor technologies, contributing significantly to successful product deployments. Demonstrates a strong blend of technical expertise and project management capabilities, ensuring quality and timely delivery. Proven track record of collaboration, problem-solving, and maintaining design integrity at advanced technology nodes. • 7+ years of experience in Mask Design of Analog Mixed Signal. • Extensive experience in working on foundry nodes: TSMC Process-180nm,90nm,40nm ,10nm ,7nm,5nm,3nm, Samsung-4nm & GF-130nm . • Keen to work in a challenging environment for an organization, utilizing my skills and following my interests.

Experience

8 yrs
Total Experience
2 yrs 1 mo
Average Tenure
1 yr 8 mos
Current Experience

Tessolve

2 roles

Senior Analog Design Engineer 2

Oct 2024 – Present · 1 yr 8 mos · Bengaluru · On-site

  • Working for Broadcom Project.

Senior Analog Design Engineer

Oct 2018 – Jun 2024 · 5 yrs 8 mos · Bengaluru, Karnataka, India

  • Worked on the IP's llike UCIe , Thermal sensor , BGR & LDO.
  • Worked for the client Alphawave & InHouse projects

Intel corporation

Analog Design Engineer

Jun 2024 – Sep 2024 · 3 mos · Bengaluru, Karnataka, India · Hybrid

Techno carve

Trainee

May 2018 – Oct 2018 · 5 mos · Bengaluru, Karnataka, India · On-site

  • Worked on Designing of Basic Analog Layout Blocks.

Education

SAPTHAGIRI NPS UNIVERSITY

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jun 2014 – May 2018

Stackforce found 100+ more professionals with EMIR & Layout Versus Schematic (LVS)

Explore similar profiles based on matching skills and experience

BM

Brunda M N

Research And Development Engineer

at Synopsys Inc

Bengaluru, India6 yrs 9 mos exp
CharacterizationVery-Large-Scale Integration (VLSI)
JK

JATIN K.

Senior Analog Design Engineer

at Synopsys Inc

Delhi, India3 yrs exp
IP developmentDigital Designs
ST

Shivam Tyagi

CPU physical design Lead Engineer

at Qualcomm

Agra, India7 yrs 4 mos exp
CPU physical designRTL to GDSFull chip PnRProject management
TV

Trí Võ Minh

Senior Layout Engineer

at Marvell Technology

Ho Chi Minh City, Vietnam1 yr 9 mos exp
Layout DesignAnalog Mixed Signal DesignMixed-Signal IC Design
Tanmay Chakravorty

Tanmay Chakravorty

Senior Analog Design Engineer

at Synopsys Inc

Netherlands2 yrs 2 mos exp
Mixed-Signal IC DesignAnalog Circuit Design
Bibin Saju

Bibin Saju

Staff Engineer - Physical Design

at Synopsys Inc

Bengaluru, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
Abhinav Choudhary

Abhinav Choudhary

Staff Layout Engineer

at Synopsys Inc

Delhi, India12 yrs 7 mos exp
memory functioninglayout development
Vaibhavi Naik

Vaibhavi Naik

Jr VLSI Engineer

at PRSsemicon Technologies (A PRSGroup company)

Bengaluru, India2 yrs 2 mos exp
VLSIEngineeringASIC DesignVerificationTeaching