Brunda M N

Product Engineer

Bengaluru, Karnataka, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • 3 years of experience in semiconductor characterization.
  • Expertise in VLSI and physical design methodologies.
  • Strong teamwork and leadership skills in engineering projects.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in VLSI and characterization.

Contact

LinkedIn

Skills

Core Skills

CharacterizationVery-large-scale Integration (vlsi)

Other Skills

Physical DesignShell ScriptingPerlPython (Programming Language)TeamworkLeadershipCadence SpectreLayout DesignAnalog LayoutDesign Rule Checking (DRC)Layout Versus Schematic (LVS)

About

Senior Engineer with demonstrated history of working in Semiconductor industry. 2.9+ years of experience in standard cell characterization. Working on electrical dar checks. Working on multiple projects in various nodes and foundries. Working on generation and validation of the views.

Experience

6 yrs 9 mos
Total Experience
3 yrs 6 mos
Average Tenure
3 yrs 3 mos
Current Experience

Synopsys inc

Research And Development Engineer

Mar 2023 – Present · 3 yrs 3 mos · Bengaluru, Karnataka, India · On-site

CharacterizationPhysical DesignShell ScriptingVery-Large-Scale Integration (VLSI)PerlPython (Programming Language)+7

Arm

Senior Engineer ( consultant )

Sep 2019 – Apr 2023 · 3 yrs 7 mos · Bengaluru, Karnataka, India

Hcl technologies

Senior Engineer

Oct 2018 – Oct 2018 · 0 mo

Education

Vidyavardhaka College of Engineering

Bachelor of Engineering - BE — Electrical and Electronics Engineering

Stackforce found 100+ more professionals with Characterization & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

AP

Ayush Pathak

Lead Engineer

at HCLTech

Bengaluru, India4 yrs 8 mos exp
System on a Chip (SoC)VerificationDDR4Power ManagementAI Workloads
JM

Jucemar Monteiro

R&D Software Engineer, Senior Staff

at Synopsys Inc

Sunnyvale, United States17 yrs 8 mos exp
Physical OptimizationHigh-Performance ComputingEDA Research
VK

Vikky Kumar

Sr.Design verification Engineer

at Synopsys Inc

Bengaluru, India4 yrs exp
Digital ElectronicsUniversal Verification Methodology (UVM)
JK

JATIN K.

Senior Analog Design Engineer

at Synopsys Inc

Delhi, India3 yrs exp
IP developmentDigital Designs
PG

Pradeep Garg

Staff Engineer

at Qualcomm

India11 yrs 11 mos exp
IP VerificationFunctional VerificationUniversal Verification Methodology (UVM)SOC verificationHardware Verification
RA

Rahul Agarwal

Advisory R&D Engineer

at IBM

Bengaluru, India10 yrs 1 mo exp
GP

Gurumurthy Poojar

Lead Design Engineer

at Cadence

Bengaluru, India7 yrs 10 mos exp
standard cell characterizationmethodology engineeringmodelingSemiconductor Industry
Atul Dhanda

Atul Dhanda

Staff Ams verification engineer

at Synopsys Inc

Hyderabad, India4 yrs 7 mos exp