T

Thapaswi Gowda

Director of Engineering

Bengaluru, Karnataka, India6 yrs 4 mos experience

Key Highlights

  • 5+ years of experience in the Semiconductor industry.
  • Expertise in advanced technology nodes including GAA and FINFET.
  • Proficient in DRC, LVS, ERC, and EM IR issues.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI layout and automation.

Contact

LinkedIn

Skills

Core Skills

Technical LeadershipLayout Design

Other Skills

Hands-on Technical LeadershipTechnical Staff ManagementPDK DevelopmentRunset developmentSKILL CODINGTechnical LiaisonAutomationTCL CODINGCadence VirtuosoSynopsys IC CompilerEngineeringVery-Large-Scale Integration (VLSI)Python (Programming Language)

About

5+years of Semiconductor industry experience memory Layouts and analog layouts Worked on technology nodes: 28nm, 20nm,1.8nm,14nm Latest technology like GAA and FINFET Hands on experience with Bulk CMOS Expertise in DRC, LVS, ERC, EM IR, FM issues like Antenna, Lathcup.

Experience

6 yrs 4 mos
Total Experience
--
Average Tenure
--
Current Experience

Hcltech

2 roles

Technical Lead

May 2026 – Present · 1 mo · Bengaluru, Karnataka, India · On-site

Hands-on Technical LeadershipTechnical Staff ManagementTechnical Leadership

Lead Engineer ( Memory Layout )

Mar 2023 – Sep 2024 · 1 yr 6 mos · Bengaluru, Karnataka, India · Hybrid

PDK DevelopmentRunset developmentSKILL CODINGLayout Design

Wipro

Senior Project Engineer

Jun 2024 – May 2026 · 1 yr 11 mos · Bengaluru, Karnataka, India · On-site

Acl digital

Layout engineer ( Hardware engineer)

Aug 2022 – Mar 2023 · 7 mos · Bengaluru, Karnataka, India · On-site

Leafkite technologies(india)

Layout Engineer

Feb 2020 – Aug 2022 · 2 yrs 6 mos · Bengaluru, Karnataka, India · Remote

Education

Visvesvaraya Technological University

Bachelor of Engineering - BE

BET Polytechnic

diploma

Jan 2008 – Jun 2012

Stackforce found 100+ more professionals with Technical Leadership & Layout Design

Explore similar profiles based on matching skills and experience

TC

Tanmay Chakravorty

Senior Analog Design Engineer

at Synopsys Inc

Netherlands2 yrs 2 mos exp
Mixed-Signal IC DesignAnalog Circuit Design
BS

Bibin Saju

Staff Engineer - Physical Design

at Synopsys Inc

Bengaluru, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
TA

Tarun Aggarwal

Test & Validation Sr. Engineer

at Synopsys Inc

Delhi, India2 yrs exp
Very-Large-Scale Integration (VLSI)Analog Circuit Design
VN

Vaibhavi Naik

Jr VLSI Engineer

at PRSsemicon Technologies (A PRSGroup company)

Bengaluru, India2 yrs 2 mos exp
VLSIEngineeringASIC DesignVerificationTeaching
SK

Suzna Khadeeja

Technical Manager- Service Management

at MN World Enterprise Private Limited

Qatar2 yrs 11 mos exp
Technical SupportIT Service Management
VR

Vishnu Vardhan Rusum

Analog layout Engineer

at Intel Corporation

Bengaluru, India8 yrs 6 mos exp
Layout DesignAnalog Layout Engineering
AN

Ankit Nayan

SDE 2

at HackerRank

Bengaluru, India1 yr 11 mos exp
Backend DevelopmentMicroservices
PK

Prateek Kulkarni

Senior Layout Design Engineer

at Synopsys Inc

Bangalore Urban, India7 yrs 10 mos exp
Analog And Mixed Signal LayoutFinFET IC Design