Vishnu Vardhan Rusum

Software Engineer

Bengaluru, Karnataka, India8 yrs 6 mos experience
Highly Stable

Key Highlights

  • 7+ years in Analog and Mixed Signal Layout Design.
  • Expertise in multiple technology nodes from 130nm to 2nm.
  • Proficient in Calibre and Cadence tools for layout design.
Stackforce AI infers this person is a skilled Analog and Mixed Signal Layout Design Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Layout DesignAnalog Layout Engineering

Other Skills

CalibreCadence Virtuoso Layout EditorCadence VirtuosoLayout Versus Schematic (LVS)Design Rule Checking (DRC)

About

Analog and Mixed signal layout Design Engineer with 7+ years experience. Worked on different IPs such as UCIe, BGR, LDO, DCDC Buck Converter, ESD protections and GPIO in various Technology nodes such as 2nm, 3nm, 5nm, 7nm, 10nm, 22nm and 130nm.

Experience

8 yrs 6 mos
Total Experience
3 yrs 3 mos
Average Tenure
1 yr 11 mos
Current Experience

Intel corporation

Analog layout Engineer

Jul 2024 – Present · 1 yr 11 mos · Bengaluru, Karnataka, India

CalibreLayout DesignAnalog Layout Engineering

Smartsoc solutions pvt ltd

2 roles

Member of Technical Staff

Jul 2023 – Jul 2024 · 1 yr · Bengaluru, Karnataka, India

CalibreLayout DesignAnalog Layout Engineering

Senior Engineer

Jun 2022 – Jun 2023 · 1 yr · Bengaluru, Karnataka, India

CalibreLayout DesignAnalog Layout Engineering

Aricent

2 roles

Engineer

Jan 2018 – Jun 2022 · 4 yrs 5 mos

CalibreLayout DesignAnalog Layout Engineering

Trainee

Nov 2017 – Jun 2018 · 7 mos

Education

Sai Vidya Institute of Technology, BANGALORE

Bachelor of Engineering (B.E.) — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Layout Design & Analog Layout Engineering

Explore similar profiles based on matching skills and experience

BM

Brunda M N

Research And Development Engineer

at Synopsys Inc

Bengaluru, India6 yrs 9 mos exp
CharacterizationVery-Large-Scale Integration (VLSI)
JK

JATIN K.

Senior Analog Design Engineer

at Synopsys Inc

Delhi, India3 yrs exp
IP developmentDigital Designs
ST

Shivam Tyagi

CPU physical design Lead Engineer

at Qualcomm

Agra, India7 yrs 4 mos exp
CPU physical designRTL to GDSFull chip PnRProject management
MM

Meri Margaryan

Senior Analog Design Engineer

at Synopsys Inc

Yerevan, Armenia5 yrs 2 mos exp
Mixed-Signal IC DesignRobotics
TV

Trí Võ Minh

Senior Layout Engineer

at Marvell Technology

Ho Chi Minh City, Vietnam1 yr 9 mos exp
Layout DesignAnalog Mixed Signal DesignMixed-Signal IC Design
Tanmay Chakravorty

Tanmay Chakravorty

Senior Analog Design Engineer

at Synopsys Inc

Netherlands2 yrs 2 mos exp
Mixed-Signal IC DesignAnalog Circuit Design
Bibin Saju

Bibin Saju

Staff Engineer - Physical Design

at Synopsys Inc

Bengaluru, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
Tarun Aggarwal

Tarun Aggarwal

Test & Validation Sr. Engineer

at Synopsys Inc

Delhi, India2 yrs exp
Very-Large-Scale Integration (VLSI)Analog Circuit Design