Tarun Aggarwal

Software Engineer

Delhi, India2 yrs experience
Highly Stable

Key Highlights

  • Expert in VLSI and embedded systems design.
  • Proficient in Analog and Digital Circuit Design.
  • Strong foundation in memory testing and physical design.
Stackforce AI infers this person is a VLSI design engineer with expertise in circuit design and validation.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Analog Circuit Design

Other Skills

Digital Circuit DesignMemory TestCST Microwave StudioGenusTempusInnovousLayout DesignCadence VirtuosoStatic Timing AnalysisPhysical designDFTC (Programming Language)C++CST studio suiteArduino IDE

Experience

2 yrs
Total Experience
2 yrs
Average Tenure
2 yrs
Current Experience

Synopsys inc

Test & Validation Sr. Engineer

Jun 2024 – Present · 2 yrs · Noida, Uttar Pradesh, India · On-site

Analog Circuit DesignDigital Circuit DesignMemory TestCST Microwave StudioGenusTempus+12

Indraprastha institute of information technology, delhi

Teaching Assistant

Aug 2021 – Jul 2023 · 1 yr 11 mos · Delhi, India

Education

Indraprastha Institute of Information Technology, Delhi

Master of Technology - MTech — VLSI and embedded systems

Jan 2021 – Jan 2023

Maharaja Agrasen Institute Of Technology, Delhi

Bachelor's degree — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Analog Circuit Design

Explore similar profiles based on matching skills and experience

AP

Ayush Pathak

Lead Engineer

at HCLTech

Bengaluru, India4 yrs 8 mos exp
System on a Chip (SoC)VerificationDDR4Power ManagementAI Workloads
JM

Jucemar Monteiro

R&D Software Engineer, Senior Staff

at Synopsys Inc

Sunnyvale, United States17 yrs 8 mos exp
Physical OptimizationHigh-Performance ComputingEDA Research
VK

Vikky Kumar

Sr.Design verification Engineer

at Synopsys Inc

Bengaluru, India4 yrs exp
Digital ElectronicsUniversal Verification Methodology (UVM)
JK

JATIN K.

Senior Analog Design Engineer

at Synopsys Inc

Delhi, India3 yrs exp
IP developmentDigital Designs
GT

Garima Tomar

Standard Cells Layout Design Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 9 mos exp
Integrated Circuits (IC)Layout Design
PG

Pradeep Garg

Staff Engineer

at Qualcomm

India11 yrs 11 mos exp
IP VerificationFunctional VerificationUniversal Verification Methodology (UVM)SOC verificationHardware Verification
MM

Meri Margaryan

Senior Analog Design Engineer

at Synopsys Inc

Yerevan, Armenia5 yrs 2 mos exp
Mixed-Signal IC DesignRobotics
TV

Trí Võ Minh

Senior Layout Engineer

at Marvell Technology

Ho Chi Minh City, Vietnam1 yr 9 mos exp
Layout DesignAnalog Mixed Signal DesignMixed-Signal IC Design