V

Vinay Kumar K V

Software Engineer

Bengaluru, Karnataka, India2 yrs 10 mos experience

Key Highlights

  • VLSI enthusiast with hands-on FPGA prototyping experience.
  • Proficient in Synopsys tools for advanced digital design.
  • Strong foundation in VHDL and Verilog for RTL design.
Stackforce AI infers this person is a VLSI and FPGA prototyping specialist in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Fpga PrototypingSynopsys Protocompiler

Other Skills

VHDLShell ScriptingVLSIASICFPGAVerilogSystemVerilogRTL DesignAdvanced Digital Logic DesignPhysical DesignLow Power VLSI

About

VLSI Enthusiast

Experience

2 yrs 10 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Applications Engineering, Engineer

Aug 2023 – Present · 2 yrs 10 mos · Bengaluru, Karnataka, India · On-site

Synopsys ProtocompilerFPGA prototyping

Intern (Technical - Engineering)

May 2023 – Jul 2023 · 2 mos · Bengaluru, Karnataka, India · On-site

Education

B. M. S. College of Engineering

BE — Electronics and Communication Engineering

Jan 2019 – Jan 2023

Stackforce found 100+ more professionals with Fpga Prototyping & Synopsys Protocompiler

Explore similar profiles based on matching skills and experience

Navinkumar W

Navinkumar W

Research And Development Engineer

at Hitachi Energy

Chennai, India5 yrs 7 mos exp
RTL Design with Verilog/SystemverilogASIC Verification with Systemverilog/UVM
Subhash Padamata

Subhash Padamata

Formal verification engineer

at metavlsi

Bhimavaram, India1 yr 4 mos exp
Formal VerificationSystemVerilog
Chandrashekar BU

Chandrashekar BU

Scientist

at Synopsys Inc

Bengaluru, India33 yrs 2 mos exp
ArchitectureProduct Management
RS

RISHABH SRIVASTAVA

Asic Digital Design Engineer Sr. 1

at Synopsys Inc

Delhi, India7 yrs exp
ASIC designFPGA development
Sandeep Giri

Sandeep Giri

Research And Development Engineer 2

at Synopsys Inc

Bengaluru, India4 yrs exp
C++Algorithms
SK

Surya Teja K

Application Engineer

at Synopsys Inc

Amalāpuram, India1 yr 10 mos exp
Product ValidationHardware Emulation
Mohit Saini

Mohit Saini

Senior Design Engineer

at Microsoft

Bengaluru, India10 yrs 7 mos exp
RTL DesignMicroarchitectureData CompressionCPU DesignComputer Architecture
Sharanya Selvam

Sharanya Selvam

MSc Student

at University of Southampton

Southampton, United Kingdom3 yrs 11 mos exp
FPGA prototypingVerilog HDL