Chandu Jakka

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced in advanced verification methodologies.
  • Strong foundation in electronics and communication engineering.
  • Proficient in multiple programming languages and tools.
Stackforce AI infers this person is a skilled engineer in the semiconductor and verification domain.

Contact

LinkedIn

Skills

Core Skills

Amba DtiSystemverilogUniversal Verification Methodology (uvm)

Other Skills

AMBA AHBAMBA APBPython (Programming Language)C (Programming Language)MATLABArduino IDEProgramming LanguagesMachine Learning Algorithms

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Synopsys inc

3 roles

Senior R&D Engineer

Promoted

May 2026 – Present · 1 mo

R&D Engineer

Aug 2023 – Apr 2026 · 2 yrs 8 mos

AMBA DTI

Technical Intern

Aug 2022 – Jul 2023 · 11 mos

SystemVerilogUniversal Verification Methodology (UVM)

Education

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jul 2019 – May 2023

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

PUC — MPC

Aug 2017 – May 2019

Zilla Parishad High School

10th

Jun 2016 – Apr 2017

Stackforce found 100+ more professionals with Amba Dti & Systemverilog

Explore similar profiles based on matching skills and experience

Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
NP

Narendra Prasad

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp
Logic DesignASICSemiconductor Engineering
Sourav Das

Sourav Das

ASIC Engineer

at Cisco

Bengaluru, India4 yrs 8 mos exp
Formal VerificationSystemVerilogVerilog
Kolipaka Vivek Vardhan

Kolipaka Vivek Vardhan

ASIC Digital Design Engineer Senior

at Synopsys Inc

Bengaluru, India4 yrs exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)
Vrajesh Rojivadiya

Vrajesh Rojivadiya

ASIC Digital Design Verification, Staff Engineer

at Synopsys Inc

Bengaluru, India5 yrs 7 mos exp
Application-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)RTL Verification
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits
Anurag Kumar

Anurag Kumar

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

India2 yrs exp
MADDALI YASWANTH

MADDALI YASWANTH

Senior Hardware Engineer

at Imagination Technologies

Hyderabad, India3 yrs exp
ASIC VerificationSoC DesignProtocol Compliance