Prasad S.J.Venkata.Sesha

Director of Engineering

Hyderabad, Telangana, India25 yrs 9 mos experience

Key Highlights

Expert in Physical Design and EDA tools.
Proven leadership in Applications Engineering.
Extensive experience in ASIC and VLSI technologies.

Stackforce AI infers this person is a leader in EDA and ASIC design engineering.

Contact

Skills

Core Skills

Physical DesignEda

Other Skills

Place & RouteFloorplanningASICStatic Timing AnalysisSoCVLSILVSDRCTiming ClosureICApplication-Specific Integrated Circuits (ASIC)Fusion CompilerIC Compiler IIIC CompilerAstro

Experience

25 yrs 9 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

2 roles

Sr Manager, Applications Engineering

Promoted

Mar 2023 – Present · 3 yrs 3 mos

Physical DesignEDAPlace & RouteFloorplanningASICStatic Timing Analysis+7

Application Engineer

Aug 2000 – Feb 2023 · 22 yrs 6 mos

Supporting Physical Design tools like Fusion Compiler/ IC Compiler II/ IC Compiler / Astro and extraction tools StarRC

Physical DesignEDAFusion CompilerIC Compiler IIIC CompilerAstro+1

Education

Sri Venkateswara University

Jawaharlal Nehru Technological University

Master of Technology - MTech

Stackforce found 100+ more professionals with Physical Design & Eda

Explore similar profiles based on matching skills and experience

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp

Physical DesignMicroarchitecture

Khullar, Navneet

Vice President of Engineering

at Synopsys Inc

Sunnyvale, United States27 yrs 10 mos exp

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp

ATPGCompressionDFT

Nishant Gupta

Senior VLSI Design Engineer

at Sandisk

Bengaluru, India6 yrs 7 mos exp

FPGA IP Software DevelopmentFunctional VerificationDigital DesignsComputer Vision Systems DevelopmentFPGA Implementation