V

Vikas Kumar

Software Engineer

Noida, Uttar Pradesh, India4 yrs 5 mos experience

Key Highlights

  • Expert in ASIC Physical Design and RTL to GDS.
  • Proficient in Static Timing Analysis and Power Planning.
  • Strong background in VLSI and Physical Verification.
Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Core Skills

Physical DesignRtl To Gds

Other Skills

Power planningSTALogic libraryFloorplanningDesign flowSynthesisICV signoffClock Tree SynthesisVery-Large-Scale Integration (VLSI)Physical VerificationLogic SynthesisStatic Timing AnalysisMicrosoft ExcelBashLinux

Experience

4 yrs 5 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

3 roles

ASIC Physical Design Senior Engineer

Feb 2025 – Present · 1 yr 4 mos

Physical DesignRTL to GDS

ASIC Physical Design Engineer

Dec 2022 – Jan 2025 · 2 yrs 1 mo

ASIC Physical Design Engineer

Sep 2022 – Dec 2022 · 3 mos

Aimil ltd.

Design Engineer

Aug 2021 – Aug 2022 · 1 yr

Education

ABES Engineering College

Bachelor of Technology - BTech

Aug 2017 – Jul 2021

Stackforce found 100+ more professionals with Physical Design & Rtl To Gds

Explore similar profiles based on matching skills and experience

BS

Bibin Saju

Staff Engineer - Physical Design

at Synopsys Inc

Bengaluru, India7 yrs 11 mos exp
Physical DesignStatic Timing Analysis
AS

Ayesha Suhaila

Embedded System and IoT Intern

at CDAC Bangalore

Mangaluru, India0 mo exp
Embedded SystemsInternet of Things (IoT)VerilogApplication-Specific Integrated Circuits (ASIC)
TA

Tarun Aggarwal

Test & Validation Sr. Engineer

at Synopsys Inc

Delhi, India2 yrs exp
Very-Large-Scale Integration (VLSI)Analog Circuit Design
AS

Abhishek Singh

Staff Engineer

at Synopsys Inc

Indore, India3 yrs 7 mos exp
KR

Kasi Kishore Ravuri

ASIC Engineer

at Cisco

San Jose, United States2 yrs 2 mos exp
Static Timing AnalysisTiming Constraints
RC

Ranjitha C L

Analog Layout Design Sr Engineer

at Synopsys Inc

Bengaluru, India3 yrs exp
Analog LayoutVery-Large-Scale Integration (VLSI)
TR

TEKURU RAGHAVENDRA SARMA

Staff Engineer

at Synopsys Inc

Bangalore Urban, India6 yrs 8 mos exp
Physical DesignPlace & RouteStatic Timing AnalysisEDA
AS

Avijeet Somani

CAD/EDA Lead

at Google

Bengaluru, India18 yrs 7 mos exp
EDAAIML/RLR&D Management