Ashish Kumar Sahu

Software Engineer

Bengaluru, Karnataka, India3 yrs 11 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC Verification and Functional Verification.
  • Strong background in USB protocols and UVM methodologies.
  • Proven experience in digital design and verification roles.
Stackforce AI infers this person is a specialist in ASIC design and verification within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationUniversal Verification Methodology (uvm)

Other Skills

AssertionsUSB3.2Code CoverageFunctional coverageDebuggingUSB3.0USB3.1Perl scriptingVerilogSystemVerilogC (Programming Language)LTSpiceXilinx ISE

Experience

3 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
3 yrs 11 mos
Current Experience

Synopsys inc

3 roles

ASIC Digital Design, Staff Engineer

May 2026 – Present · 1 mo · On-site

AssertionsUSB3.2Code CoverageFunctional coverageDebuggingUSB3.0+9

ASIC Digital Design, Sr Engineer

Promoted

Feb 2024 – Present · 2 yrs 4 mos · On-site

Universal Verification Methodology (UVM)Functional Verification

ASIC Digital Design Engineer II

Jul 2022 – Feb 2024 · 1 yr 7 mos · On-site

USB3.1USB3.0

Intel corporation

Graduate Technical Intern

Jul 2021 – Jun 2022 · 11 mos

Universal Verification Methodology (UVM)Functional Verification

Indian institute of technology, bombay

Summer Intern

May 2018 – Jul 2018 · 2 mos · Mumbai, Maharashtra, India

Education

National Institute of Technology, Kurukshetra, Haryana

Master of Technology - MTech — VLSI Design

Jan 2020 – Jan 2022

National Institute of Technology Arunachal Pradesh

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Functional Verification & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Gaurav Gupta

Gaurav Gupta

Senior R&D Manager

at Synopsys Inc

India14 yrs 6 mos exp
Circuit DesignVerificationSimulationLow Power Design
Deepak Nagaria

Deepak Nagaria

R&D Principal

at Synopsys Inc

Delhi, India12 yrs 10 mos exp
IP Verification
Gadireddi Manohar Krishna

Gadireddi Manohar Krishna

Verification Engineer

at Siliciom Technologies Pvt Ltd

Bengaluru, India4 yrs exp
IP VerificationSystemVerilog