Y

Yogesh Jadhav

Software Engineer

Bengaluru, Karnataka, India2 yrs experience

Key Highlights

  • Innovative VLSI design experience at Cadence.
  • Hands-on emulation model building at Intel.
  • Strong academic background with a 9.1 GPA.
Stackforce AI infers this person is a VLSI design engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

System On A Chip (soc)Physical DesignEmulationDigital Ic Design

Other Skills

PipeliningVoltage Control oscilatorSplit ring resonatorRISC-VError Correcting CodesDMRSystem verilogPre silicon validationSimicsEmulation model buildZebu emulatorCreational patternsStructural patternsBehavioral patternObject-Oriented Programming (OOP)

About

Yogesh is a VLSI design innovator and an avid Learner who wants to learn and make impact on the world of technology. He perceives VLSI as a boundless ocean,where the deeper he ventures,the more treasures he finds .

Experience

2 yrs
Total Experience
--
Average Tenure
--
Current Experience

Cadence design systems

Software Engineer 2

Jun 2024 – Present · 2 yrs · Bengaluru, Karnataka, India · On-site

  • Working on placement and routing(P&R) on protium R&D .
PipeliningVoltage Control oscilatorSplit ring resonatorRISC-VError Correcting CodesDMR+46

Intel corporation

Gradute Technical Intern

Jul 2023 – Jun 2024 · 11 mos · India · On-site

  • Worked on Emulation Model build Projects in Programmable solutions Group(Altera) .
EmulationZebu emulatorDigital IC Design

Education

Vellore Institute of Technology

Mtech VLSI

Aug 2022 – Jul 2024

Savitribai Phule Pune University

Bachelor of Engineering - BE — electronics and telecommunication

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with System On A Chip (soc) & Physical Design

Explore similar profiles based on matching skills and experience

MK

MD Kashif Khan

Project Fellow

at NIT Raipur

Bhilai, India9 mos exp
FPGAAnalog Mixed Signal
SK

Sundararajan Kannan

Senior Solutions Engineer (DFT)

at Synopsys Inc

Coimbatore, India3 yrs 11 mos exp
DFTVery-Large-Scale Integration (VLSI)
DG

Daniel Giftson E

ASIC Design and Verification Engineer

at Ceremorphic, Inc.

Chennai, India1 yr 7 mos exp
RTL DesignFunctional VerificationMemory ControllersUniversal Verification Methodology (UVM)
GL

Ganesh Lande

Senior Engineer

at Qualcomm

Bangalore Urban, India4 yrs 11 mos exp
FPGA prototypingField-Programmable Gate Arrays (FPGA)
BJ

Boopathy Jayaraman

Senior Principal Engineer - Product Validation

at Cadence Design Systems

Bengaluru, India23 yrs 10 mos exp
Product ValidationProgram ManagementQuality ManagementProduct Lifecycle ManagementManufacturing
MR

Mohanapriya Ravi

Adjunct Assistant Professor

at Christ University, Bangalore

Vellore, India6 yrs 6 mos exp
Cryptography
AM

Ashutosh Mishra

Design Engineer

at Synopsys Inc

Noida, India4 yrs 11 mos exp
Memory ArchitectureDesign and CharacterizationPhysical DesignStatic Timing Analysis
SV

Swati Verma

Senior Software Engineer

at KPIT

Bengaluru, India4 yrs 8 mos exp
Problem SolvingVLSI Design