Dinesh Babu

Software Engineer

Nagari, Andhra Pradesh, India13 yrs 9 mos experience

Key Highlights

Expert in Cadence tools for design automation.
Strong background in VLSI and product validation.
Proven leadership in PDK/CAD engineering.

Stackforce AI infers this person is a VLSI and CAD engineering expert with a focus on design automation.

Contact

Skills

Core Skills

Cadence SkillCadence Virtuoso

Other Skills

PerlPython (Programming Language)

Experience

13 yrs 9 mos

Total Experience

Average Tenure

Current Experience

Cadence design systems

5 roles

Principal PDK/CAD Engineer

Promoted

Jul 2020 – Present · 5 yrs 11 mos

PerlCadence SKILLCadence VirtuosoPython (Programming Language)cadence skill

Lead PDK/CAD Engineer

Promoted

Mar 2018 – Jul 2020 · 2 yrs 4 mos

Lead Product Validation Engineer

Promoted

Jul 2015 – Mar 2018 · 2 yrs 8 mos

Product Validation Engineer II

Jul 2013 – Jun 2015 · 1 yr 11 mos

Intern

Jul 2012 – Jun 2013 · 11 mos

Education

National Institute of Technology Warangal

Master of Technology (M.Tech.) — VLSI

Jan 2010 – Jan 2012

JNTU, Hyderabad

Bachelor of Technology (B.Tech.)

Jan 2005 – Jan 2009

Stackforce found 100+ more professionals with Cadence Skill & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

MD Kashif Khan

Project Fellow

at NIT Raipur

Bhilai, India9 mos exp

FPGAAnalog Mixed Signal

Yogeshgowda K

Design Engineer - 1

at KarMic Design Private Limited Manipal

Bengaluru, India3 yrs 1 mo exp

Analog Layout DesignMixed-Signal IC Design

Swastika Kumari

Senior Verification Engineer

at Ampere

Bengaluru, India9 yrs 9 mos exp

Verification EngineeringC++

Daniel Giftson E

ASIC Design and Verification Engineer

at Ceremorphic, Inc.

Chennai, India1 yr 7 mos exp

RTL DesignFunctional VerificationMemory ControllersUniversal Verification Methodology (UVM)

Yogesh Jadhav

Software Engineer 2

at Cadence Design Systems

Bengaluru, India2 yrs exp

System on a Chip (SoC)Physical DesignEmulationDigital IC Design

Swati Verma

Senior Software Engineer

at KPIT

Bengaluru, India4 yrs 8 mos exp

Problem SolvingVLSI Design

Aditya Raj

A&MS Circuit Design Engineer II

at Synopsys Inc

Noida, India3 yrs 11 mos exp

Analog LayoutCircuit Design

Aishwariya Vidhyasegar

CPU Physical Design Engineer

at Intel Corporation

Austin, United States3 yrs 11 mos exp

CDC design checkHigh Voltage audit