Abhishek Singh

Software Engineer

Bengaluru, Karnataka, India6 yrs 9 mos experience

Key Highlights

Experienced in semiconductor design and layout engineering.
Proficient in Cadence tools for layout design.
Strong background in CMOS technology.

Stackforce AI infers this person is a semiconductor design engineer with expertise in layout engineering.

Contact

Skills

Core Skills

Cadence VirtuosoSemiconductors

Other Skills

Cadence Virtuoso Layout EditorTransistorsCMOSLayout Versus Schematic (LVS)EngineeringSemiconductor DeviceLayout DesignSemiconductor Industry

About

I am looking forward for an opportunity where I can contribute my knowledge and skills for the development of the organization along with mine

Experience

6 yrs 9 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

Staff enginner

Jun 2025 – Present · 1 yr · Bengaluru, Karnataka, India · Hybrid

Cadence Virtuoso Layout EditorTransistorsCMOSLayout Versus Schematic (LVS)Cadence VirtuosoEngineering+4

M31 technology

Senior Layout Engineer

Dec 2023 – Jun 2025 · 1 yr 6 mos · Bangalore Urban, Karnataka, India · On-site

Stmicroelectronics

Standard cell layout engineer

Aug 2021 – Nov 2023 · 2 yrs 3 mos · Greater noida · Remote

Zia semiconductor pvt ltd

Design Engineer

Sep 2019 – Dec 2023 · 4 yrs 3 mos

Education

Aligarh Muslim University

Bachelor of Technology - B.Tech — Electronics and Communications Engineering

Aug 2015 – May 2019

Stackforce found 100+ more professionals with Cadence Virtuoso & Semiconductors

Explore similar profiles based on matching skills and experience

Mahalakshmi Boominathan

Senior Design Verification Engineer

at Analog Devices

Bengaluru, India7 yrs 9 mos exp

Universal Verification Methodology (UVM)SystemVerilog

Keshav Goyal

Senior Engineer

at Synopsys Inc

Kota, India3 yrs 8 mos exp

SystemVerilog

Vinay Kushwaha

Associate Staff Engineer

at Samsung Semiconductor

West Delhi, India7 yrs 3 mos exp

Standard Cell

Sai Sandhya K

Physical Design Engineer

at Synapse Design Inc.

Bengaluru, India0 mo exp

ROHIT MATE

Senior Solutions Engineer

at Synopsys Inc

Bengaluru, India2 yrs 10 mos exp

aadil amoura , PhD

Senior Architect Engineer

at Synopsys Inc

Grenoble, France27 yrs 1 mo exp

Logic SynthesisPhysical SynthesisLogic Design

Efe Guldogan

R&D Engineer, Sr Staff

at Synopsys Inc

San Francisco, United States8 yrs 11 mos exp

AI/MLCompiler OptimizationSoftware Development

Jaswanth kumar yadlapalli

Sr.Layout engineer

at Synopsys Inc

Vijayawada West, India5 yrs 7 mos exp

IC LayoutPhysical VerificationAnalog Layout