Sangeeth Kumar Burusu

Software Engineer

Bangalore Urban, Karnataka, India3 yrs 6 mos experience
Highly Stable

Key Highlights

  • 2+ years of experience in ASIC digital design.
  • Proficient in VLSI and digital IC design.
  • Strong project management and leadership skills.
Stackforce AI infers this person is a VLSI design engineer with strong capabilities in digital circuit design and project management.

Contact

LinkedIn

Skills

Core Skills

Digital Ic DesignVery-large-scale Integration (vlsi)

Other Skills

Analog Integrated Circuit DesignDigital Circuit DesignVerilogSTAProject ManagementMachine LearningEngineeringMATLABAnacondaPeople ManagementProblem SolvingXilinx ISEProject LeadershipCST Microwave StudioMPLAB

About

ASIC digital design engineer with 2+ years of experience in IP design.

Experience

3 yrs 6 mos
Total Experience
3 yrs 6 mos
Average Tenure
3 yrs 6 mos
Current Experience

Synopsys inc

3 roles

ASIC Digital Design, Sr Engineer

Promoted

Feb 2025 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India

Analog Integrated Circuit DesignDigital Circuit DesignDigital IC DesignVery-Large-Scale Integration (VLSI)VerilogSTA+13

ASIC Digital Design, Engineer

Dec 2022 – Present · 3 yrs 6 mos · Bengaluru, Karnataka, India

VerilogVery-Large-Scale Integration (VLSI)

Technical Engineer (Intern)

Sep 2022 – Dec 2022 · 3 mos · Bengaluru, Karnataka, India

Globalfoundries

Intern

Mar 2022 – Aug 2022 · 5 mos · Bengaluru, Karnataka, India

Maven silicon

Trainee

Oct 2021 – Sep 2022 · 11 mos

  • Advanced VLSI design and verification

Education

Jain (Deemed-to-be University)

Bachelor's degree

Jan 2018 – Jan 2022

Stackforce found 100+ more professionals with Digital Ic Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

CS

Chinna Baji Shaik

Subject Matter Expert

at Chegg Inc.

Ibrahimpatnam, India0 mo exp
C (Programming Language)
AS

Anshuman Singh Bisht

Senior R&D Engineer

at Synopsys Inc

Chamoli, India3 yrs 10 mos exp
VerilogSystemVerilogAMBA CHI
PS

Preeti Suryavanshi

ASIC Digital Design Staff Engineer

at Synopsys Inc

India4 yrs 10 mos exp
Digital VLSI designIntegrated Circuit Design
AY

Ajay Yadav

R&D Engineering, Sr Engineer

at Synopsys Inc

Patna, India3 yrs 11 mos exp
Analog SemiconductorsVLSIEmbedded Mem
VB

Vanshika Bhateja

Senior Application Engineer

at Synopsys Inc

New Delhi, India2 yrs 9 mos exp
Universal Verification Methodology (UVM)I3C
CL

Chun Yin Li

Product Application Engineer

at Synopsys Inc

Singapore, Singapore13 yrs 11 mos exp
standard cell library characterizationIBIS characterization methodologieslibrary views generationI/O Library Quality Assurance FlowPerl
AC

Ayan Kumar Chatterjee

Staff Engineer

at Samsung Semiconductor

Baduria, India8 yrs 9 mos exp
Mixed-Signal Integrated CircuitsSerDesAnalog Circuit DesignTesting AutomationProject Management
Gor Yeghiazaryan

Gor Yeghiazaryan

Hardware Release Engineering, Sr Staff Engineer

at Synopsys Inc

Yerevan, Armenia6 yrs 11 mos exp
Quality AssuranceVerification