S

Shubham Gupta

Software Engineer

Delhi, India4 yrs 8 mos experience

Key Highlights

  • Expert in Analog Integrated Circuit layout design.
  • Proficient in industry-standard CAD tools.
  • Strong background in circuit schematic translation.
Stackforce AI infers this person is a skilled Analog Layout Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Ic Layout

Other Skills

Cadence Virtuoso Layout EditorVerilogSystemVerilogDigital ElectronicsScriptingVHDLLinuxC++C (Programming Language)JavaPython (Programming Language)RTL DesignCMOSTannerSV

About

Experienced Analog Layout Engineer with a strong background in designing and implementing high performance Analog Integrated Circuits. Proficient in utilizing industry-standard CAD tools for layout design and verification. Skilled in translating circuit schematics into layout designs while ensuring adherence to design rules, area constraints, and performance specifications.

Experience

4 yrs 8 mos
Total Experience
--
Average Tenure
--
Current Experience

Synopsys inc

2 roles

Layout Design, Staff Engineer

May 2026 – Present · 1 mo

Layout Design Senior Engineer

Sep 2024 – May 2026 · 1 yr 8 mos

Cadence design systems

3 roles

Design Engineer II

Jul 2024 – Sep 2024 · 2 mos

Design Engineer

Jul 2021 – Jun 2024 · 2 yrs 11 mos

Cadence Virtuoso Layout EditorIC Layout

Design Engineering Intern

Oct 2020 – Jun 2021 · 8 mos

Cadence Virtuoso Layout EditorIC Layout

Education

Bharati Vidyapeeth College of Engineering, New Delhi

B.Tech — Electronics and Communication Engineering

Jan 2016 – Jan 2020

REMAL PUBLIC SCHOOL

12th

Jan 2015 – Jan 2016

REMAL PUBLIC SCHOOL

10th

Jan 2013 – Jan 2014

Stackforce found 100+ more professionals with Ic Layout

Explore similar profiles based on matching skills and experience

Prasath Vg

Prasath Vg

Senior Layout Engineer

at Qualcomm

Bengaluru, India9 yrs exp
Layout DesignVery-Large-Scale Integration (VLSI)
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Praveen Sutagatti

Praveen Sutagatti

Lead Layout Engineer

at Texas Instruments India

Bangalore Urban, India8 yrs 11 mos exp
Analog CircuitsAnalog Semiconductors
Yaseen Nadhaf

Yaseen Nadhaf

Equipment Engineer

at Tata Electronics

Bengaluru, India2 yrs 7 mos exp
TroubleshootingElectronics ManufacturingProcess Engineering
Himanshu Tiwari

Himanshu Tiwari

Layout Design, Staff Engineer

at Synopsys Inc

Bengaluru, India7 yrs 7 mos exp
SC

Shreya Chaudhary

Intern (Technical Engineering)

at Synopsys Inc

Bengaluru, India0 mo exp
VLSI DesignCircuit Design
Sai Pavan Kumar Jagarlapudi

Sai Pavan Kumar Jagarlapudi

ASIC Physical Design, Sr Engineer

at Synopsys Inc

Hyderabad, India1 yr 11 mos exp
Physical DesignStatic Timing Analysis
Hemakalash M Naik

Hemakalash M Naik

A&MS Layout design, sr Engineer

at Synopsys Inc

Bangalore Urban, India3 yrs exp
A&MS layout designDigital IC DesignPhysical Verification