BHANUPRAKASH Ch

Software Engineer

Hyderabad, Telangana, India9 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Digital Circuit Design and ATPG.
Proficient in simulation debugging and silicon validation.
Strong experience in scan and mbist insertion.

Stackforce AI infers this person is a Silicon Design Engineer with expertise in digital circuit design and validation.

Contact

Skills

Core Skills

Digital Circuit DesignAutomatic Test Pattern Generation (atpg)

Other Skills

atpg coverage analysissimulation debugVerilogscan insertionmbist insertiongvimMentor tessentVCSVerdiSilicon Validationtessent testkompressDVEspyglassDCTiming simulation debug

Experience

9 yrs 3 mos

Total Experience

1 yr 10 mos

Average Tenure

3 yrs 7 mos

Current Experience

Amd

Sr. Silicon Design Engineer

Oct 2022 – Present · 3 yrs 7 mos · Hyderabad, Telangana, India

atpg coverage analysissimulation debugDigital Circuit DesignVerilogAutomatic Test Pattern Generation (ATPG)scan insertion+11

Wipro technologies

Sr. Design Engineer

Jul 2021 – Sep 2022 · 1 yr 2 mos · Hyderabad, Telangana, India

L&t technology services limited

DFT engineer

Dec 2017 – Jul 2021 · 3 yrs 7 mos · Bengaluru, Karnataka, India

Jagruthi education and welfare society

Vlsi design

Jul 2017 – Dec 2017 · 5 mos · Hyderabad

Electronic corporation of india ltd

Apprenticeship

Jun 2013 – Dec 2013 · 6 mos · Hyderabad

Education

Matrusri Enginering College,hyderabad

B.E — Electronics and Communications Engineering

Jan 2014 – Jan 2017

Govt institute of electronics,secunderabad

Special diploma

Jan 2010 – Jan 2013

Stackforce found 100+ more professionals with Digital Circuit Design & Automatic Test Pattern Generation (atpg)

Explore similar profiles based on matching skills and experience

Tulasi A

Senior DFT Engineer

at Synopsys Inc

Bengaluru, India6 yrs 6 mos exp

DFTASIC

Harshit Goel

MTS Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 8 mos exp

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 6 mos exp

Vishwa Patel

DFT Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp

DFTUniversal Verification Methodology (UVM)

Ram Bahakar

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp

DFTStatic Timing Analysis

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 8 mos exp

DFTApplication-Specific Integrated Circuits (ASIC)

RUCHIKA PARATE

Sr. DFt Engineer

at eInfochips (An Arrow Company)

Bengaluru, India6 yrs 5 mos exp

SimulationSpyglass DFT for RTL

Ramteja Penugonda

Sr. Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 3 mos exp

DFT