Charanjit Nayyar

Product Manager

Hyderabad, Telangana, India8 yrs 1 mo experience
Highly Stable

Key Highlights

  • Over 5 years of experience in VLSI industry.
  • Expertise in verification and validation strategies.
  • Proficient in developing automation scripts for testing.
Stackforce AI infers this person is a VLSI engineer with strong skills in verification and automation.

Contact

Skills

Core Skills

Test PlanningRtl DesignDebuggingPcb Design

Other Skills

ScriptingInternet Protocol (IP)AXITCLPythonAnalog Circuit DesignPrinted Circuit Board (PCB) DesignStatic Timing AnalysisApplication-Specific Integrated Circuits (ASIC)Wireless NetworkingField-Programmable Gate Arrays (FPGA)Content WritingJavaCMatlab

About

Senior Engineer with 5+ years of experience in the VLSI industry. Special focus in verification and validation strategies. I have completed my Masters degree in the US and worked for several years in a fast-paced environment. After returning to India, I have continued working in this domain and I am always on the lookout for opportunities to grow as a professional.

Experience

8 yrs 1 mo
Total Experience
1 yr 8 mos
Average Tenure
1 yr 4 mos
Current Experience

Accenture

Silicon Engineering Senior Analyst

Feb 2025Present · 1 yr 4 mos · Hyderabad, Telangana, India

  • Developing and regressing testplans for Coresight architecture in ARMv8 for Microsoft
Test PlanningScriptingInternet Protocol (IP)AXITCLRTL Design

Amd

Senior Design Verification Engineer

Mar 2022Apr 2025 · 3 yrs 1 mo · Hyderabad, Telangana, India

  • Worked in full chip level FPGA verification for Boot and end-to-end pre-configuration testcases. Responsible for testplan creation, development in both testbench and device specific firmware across multiple tape-outs. Debugged and resolved failures for multiple testcases within boot.
  • Implemented a Python/Shell based script to automate the static check verification of the PCSR (Programmable control & Status register) VIP. Implemented a Python based script to generate wrapper Verilog files based on connecting different sub-blocks in upcoming devices.
  • Implemented and maintained a web-based regression server built using Python in the back-end, which enabled launching of central regression jobs from a local host.
ScriptingInternet Protocol (IP)Test PlanningDebuggingPython

Oceaneering

Electrical Engineer

Sep 2018Oct 2021 · 3 yrs 1 mo · Austin, Texas

  • Designing mixed system electronics on Altium under mechanical, electromagnetic and high-speed data constraints to be used in high pressure environments. Integrated, tested and debugged the boards in-house using oscilloscopes and logic analyzers.
  • Validated custom PCBs used in high-speed signal data for VNA measurements in the lab using Kvaser probes and analyzers. Re-worked and soldered faulty boards. Conducted TDR measurements for fault analysis in board communication
  • Used Agilent PLTS for measurement and data post-processing of high-speed interconnects on the custom boards
Test PlanningAnalog Circuit DesignPrinted Circuit Board (PCB) DesignDebuggingPCB Design

Birla institute of technology and science, pilani - goa campus

Teaching Assistant

Jan 2016May 2016 · 4 mos · Goa

Intel labs

New Technology Intern

Jul 2015Dec 2015 · 5 mos · Bengaluru Area, India

Education

Arizona State University

Master of Science (MS) — Electrical and Electronics Engineering

Jan 2016Jun 2018

Birla Institute of Technology and Science, Pilani

Bachelor’s Degree — Electronics and Instrumentation Engineering

Jan 2012Jan 2016

Stackforce found 100+ more professionals with Test Planning & Rtl Design

Explore similar profiles based on matching skills and experience