Jayakrishna P S

CTO

Bengaluru, Karnataka, India34 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Principal Engineer with extensive ASIC expertise.
  • Proven leadership in VLSI design and development.
  • Strong background in processor architecture.
Stackforce AI infers this person is a semiconductor design expert with a focus on ASIC and VLSI technologies.

Contact

LinkedIn

Skills

Core Skills

AsicVlsi

Other Skills

VerilogProcessors

Experience

34 yrs
Total Experience
11 yrs 4 mos
Average Tenure
24 yrs 5 mos
Current Experience

Intel corporation

3 roles

Senior Principal Engineer

Promoted

Apr 2024 – Present · 2 yrs 2 mos · Bengaluru, Karnataka, India

ASICVLSIVerilogProcessors

Principal Engineer

Promoted

Apr 2020 – Mar 2024 · 3 yrs 11 mos · Bengaluru, Karnataka, India

ASICVLSIVerilogProcessors

Technical Lead

Nov 2001 – Mar 2020 · 18 yrs 4 mos · Bengaluru, Karnataka, India

ASICVLSIVerilogProcessors

Cg-coreel programmable solutions private limited, bangalore-560034

Lead Design Engineer

Dec 1999 – Nov 2001 · 1 yr 11 mos · Bengaluru, Karnataka, India · On-site

Bharat heavy electricals limited

Senior Design Engineer

Apr 1992 – Dec 1999 · 7 yrs 8 mos · Bengaluru, Karnataka, India · On-site

Stackforce found 100+ more professionals with Asic & Vlsi

Explore similar profiles based on matching skills and experience

VC

Vishal Chauhan

Network Engineer

at HFT

Delhi, India4 yrs 5 mos exp
Shubham Meena

Shubham Meena

Intern

at Intel

Sheopur, India10 mos exp
Robotics
Saurabh Ratnaparkhi

Saurabh Ratnaparkhi

Manager Technology Operations - E-commerce

at Walmart

Mumbai, India4 yrs 10 mos exp
Strategic PlanningTechnical Program ManagementTechnical Project LeadershipSQLSAP ERP
Mukhesh Kanamarlapudi

Mukhesh Kanamarlapudi

Senior ASIC Engineer

at NVIDIA

Kurnool, India3 yrs 10 mos exp
RTL DevelopmentDigital DesignAutomationVerification
Dhaval Patel

Dhaval Patel

Associate Director

at Samsung Semiconductor

Bengaluru, India13 yrs 2 mos exp
Functional VerificationUniversal Verification Methodology (UVM)Power Management VerificationAXI Protocol Verification
Kaustubh Apte

Kaustubh Apte

Member of Technical Staff

at SiMa.ai

Bengaluru, India12 yrs exp
Physical DesignStatic Timing Analysis
Prahlad Choudhary

Prahlad Choudhary

Digital Design Engineer

at Texas Instruments

Bengaluru, India2 yrs 2 mos exp
VerilogSystem VerilogStatic Timing Analysis
Nagabhushanam Vuddagiri

Nagabhushanam Vuddagiri

Co-Founder

at FabIC Design Solutions Pvt Ltd

Bengaluru, India10 yrs 8 mos exp
Physical DesignStatic Timing Analysis