Leela Madhav Lakkimsetti

CTO

Bengaluru, Karnataka, India19 yrs 11 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI and Analog Circuit Design.
  • Leadership experience in design engineering roles.
  • Distinguished member of technical staff at Micron Technology.
Stackforce AI infers this person is a VLSI and Analog Circuit Design expert with leadership experience in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

VlsiAnalog Circuit Design

Other Skills

Verilog

Experience

19 yrs 11 mos
Total Experience
5 yrs 8 mos
Average Tenure
2 yrs 9 mos
Current Experience

Micron technology

Distinguished Member of Technical Staff

Sep 2023 – Present · 2 yrs 9 mos · Bengaluru, Karnataka, India · On-site

VLSIVerilogAnalog Circuit Design

Cirel systems

2 roles

Director of Design Engineering

Promoted

Oct 2018 – Sep 2023 · 4 yrs 11 mos

Design Manager

Mar 2013 – Oct 2018 · 5 yrs 7 mos

Cosmic circuits

Sr Design Engineer

Dec 2006 – Mar 2013 · 6 yrs 3 mos · Bangalore

Sarnoff

Design Engineer

Jul 2006 – Dec 2006 · 5 mos

Education

Indian Institute of Technology, Bombay

Jawaharlal Nehru Technological University

Stackforce found 100+ more professionals with Vlsi & Analog Circuit Design

Explore similar profiles based on matching skills and experience

AM

Ayana Mohan

Staff Engineer

at Synopsys Inc

Bengaluru, India7 yrs 7 mos exp
YS

Yasrub Siddiqui

Analog Design Engineer

at CHIPEX TECHNOLOGIES

Aligarh, India2 yrs 10 mos exp
AS

Abhishek Singh

Senior Engineer

at NVIDIA

Lucknow, India4 yrs exp
DFT
BS

Bheesetti Shanmukh Murali Krishna

ASIC Physical Design Engineer I

at Synopsys Inc

Hyderabad, India4 yrs 10 mos exp
Physical DesignASIC FLOW
AR

Akhil Reddy P

Physical Design Engineer

at Qualcomm

Austin, United States1 yr exp
Physical Design
KS

Kunal Sharma

ASIC Engineer

at NVIDIA

Sirsa, India3 yrs 11 mos exp
RTL Design VerificationAnalog Design VerificationDigital Design Verification
AS

Akash Singh

Technical Leader

at STMicroelectronics

Varanasi, India4 yrs 1 mo exp
ASIC DesignRTL IntegrationRTL DevelopmentFormal Verification
YP

Yi-Ping Pan

Senior Software Engineer

at 新思科技

Taipei, Taiwan4 yrs 6 mos exp
Compiler Architecture & OptimizationPerformance EngineeringSystem Reliability