M

Manikanta Kopparapu

Software Engineer

Hyderabad, Telangana, India8 yrs 7 mos experience
Highly Stable

Key Highlights

  • 7+ years of experience in SOC design and verification.
  • Expertise in power simulations and validation.
  • Proficient in UVM and RTL coding methodologies.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in SOC design and power optimization.

Contact

Skills

Core Skills

Soc VerificationLow Power DesignPower SimulationsRtl CodingUvm Test Bench Development

Other Skills

LinuxObject-Oriented Programming (OOP)VHDLDebuggingCVerilogSystem on a Chip (SoC)RTLUVMMatlabMicrosoft WordMicrosoft OfficePowerPointMicrosoft ExcelWindows

About

Having around 7+ year's of experience in various disciplines. 4 year's in both SOC/ IP Design & Verification, which includes developing RTL coding, Test Bench (driver, monitor & score board components), creating the test cases & integration. 3 year's in Pre Silicon Power Simulations & Post Silicon Validation (Running power simulations using PTPX tool and extracting the power numbers for the defined SOC level KPI's). Created the Power Architecture by discussing with the relevant stake holders. Integrated the Power Components & Connections in the SS for the created Power Architecture. Estimating the power numbers for the new age projects based on the legacy projects results by discussing the cross functional teams. Having exposure & Hands on Experience to RTL checks like lint, Synth, Low Power Tool CLP, UPF methodology. Having Hands on experience in SS Level Integration.

Experience

8 yrs 7 mos
Total Experience
3 yrs 9 mos
Average Tenure
1 yr
Current Experience

Qualcomm

Sr Lead Engineer

Jun 2025Present · 1 yr · Greater Hyderabad Area · On-site

  • Working as a SoC Verification Engineer, part of MM bubble verification. Owns Video Block Verification (RTL,PA-RTL,PA-RTL GLS).
LinuxLow Power DesignObject-Oriented Programming (OOP)VHDLDebuggingC+3

Silicon labs

2 roles

Senior Engineer at Silicon Labs

Promoted

Apr 2022Jun 2025 · 3 yrs 2 mos

  • 1.Working on the Power Simulations environment bring-up.
  • 2.Analyzing and Optimizing the power numbers.
  • 3. RTL coding, RTL checks, UPF methodology.
Object-Oriented Programming (OOP)DebuggingPower SimulationsRTL Coding

Engineer

Nov 2019Apr 2022 · 2 yrs 5 mos

  • Working on developing the UVM test bench components like Sequence, Sequencer,Driver, Monitor, Score board, interface from the stratch for the I3C protocol.
  • Integrating these UVM verification components with the DUT.
  • Creating the test plan and working on the test case creation and tests verification for verifying the DUT.
Object-Oriented Programming (OOP)VHDLUVM Test Bench Development

Hcl technologies

SOC Verification Engineer

Nov 2017Nov 2019 · 2 yrs · Noida Area, India

  • Worked on the Different protocols like SPI,GPIO, DMA,QSPI . Worked on writing the test cases for the above mentioned protocols and peripherals. worked on generating the toggle coverage for the above mentioned protocols and peripherals.
Object-Oriented Programming (OOP)VHDLSOC Verification

Education

Vellore Institute of Technology

Master’s Degree — VLSI DESIGN

Jan 2015Jan 2017

SVIST Engineering College

B.Tech — Electronics and Communication Engineering

Jan 2010Jan 2014

Narayana Junior College

Intermediate — M.P.C

Jan 2008Jan 2010

Nagarjuna High school

S.S.C

Jan 2007Jan 2008

Stackforce found 100+ more professionals with Soc Verification & Low Power Design

Explore similar profiles based on matching skills and experience