Minesh Patel — CTO
Stackforce AI infers this person is a VLSI design engineer with expertise in ASIC and FPGA technologies.
Location: Bengaluru, Karnataka, India
Experience: 8 yrs 10 mos
Career Highlights
- Expertise in VLSI and Embedded Systems.
- Strong background in ASIC and FPGA design.
- Proficient in multiple programming languages including C and C++.
Work Experience
AMD
Member of Technical Staff (10 mos)
Senior Silicon Design Engineer (2 yrs 2 mos)
Intel Corporation
Digital Design Engineer (4 yrs 10 mos)
Intern (1 yr)
Education
Master’s Degree at National Institute of Technology Surat
PG Diploma in VLSI at CDAC-ACTS