Richa Verma

Software Engineer

Delhi, India3 yrs 10 mos experience

Highly Stable

Key Highlights

Senior Physical Design Engineer at MediaTek
Expert in Static Timing Analysis and Physical Design
Master's degree from IIT Delhi

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Experience

3 yrs 10 mos

Total Experience

3 yrs 10 mos

Average Tenure

3 yrs 10 mos

Current Experience

Mediatek

Senior Physical Design Engineer

Jul 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India

Static Timing AnalysisPhysical Design

Education

Indian Institute of Technology, Delhi

Master of Technology - MTech — CARE

Jan 2020 – Jan 2022

KIET Group of Institutions

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jun 2014 – Jun 2018

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 11 mos exp

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 10 mos exp

Embedded SystemsVery-Large-Scale Integration (VLSI)

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 4 mos exp

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 3 mos exp

SoCVLSI

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 3 mos exp

Deepak Anand Mani

Sr. Business R&D Professional

at Hitachi Energy

Bengaluru, India15 yrs 2 mos exp

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 6 mos exp

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 3 mos exp

CharacterizationASIC