Sai Raju Nuguri

Software Engineer

Hyderabad, Telangana, India11 mos experience

Key Highlights

  • Expert in ASIC design and static timing analysis.
  • Currently a Senior Engineer at MediaTek.
  • Pursuing M.Tech in VLSI Design from NIT Jalandhar.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and digital IC design.

Contact

LinkedIn

Skills

Core Skills

Asic DesignStatic Timing Analysis

Other Skills

Cadence VirtuosoDigital IC DesignPython (Programming Language)Digital ElectronicsVerilog HDL

Experience

11 mos
Total Experience
11 mos
Average Tenure
11 mos
Current Experience

Mediatek

2 roles

Senior Engineer (STA Signoff)

Jul 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

Cadence VirtuosoStatic Timing AnalysisDigital IC DesignASIC DESIGN

SOC Design Intern

Jul 2024 – Jul 2025 · 1 yr · Bengaluru, Karnataka, India · On-site

Education

Dr B R Ambedkar National Institute of Technology, Jalandhar

Master of Technology - MTech — VLSI DESIGN

Aug 2023 – Jun 2025

J.B.Institute of Engineering & Technology

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Aug 2017 – Jul 2021

Stackforce found 100+ more professionals with Asic Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Raghu Reddy

Raghu Reddy

Staff Engineer

at Broadcom

Bengaluru, India13 yrs 11 mos exp
SR

Sujaata R

Senior Member of Technical Staff

at AMD

Bengaluru, India14 yrs 11 mos exp
Dilip kumar s

Dilip kumar s

Senior Engineer

at SAMSUNG R&D INSTITUTE INDIA - BANGALORE PRIVATE LIMITED

Bengaluru, India10 yrs 8 mos exp
ASIC designFPGA design
Suresh kola

Suresh kola

SMTS Silicon Design Engineer

at AMD

Bengaluru, India15 yrs 2 mos exp
Physical DesignASICSoC
sandeep Acharya

sandeep Acharya

Senior silicon design engineer

at AMD

Hyderabad, India5 yrs 2 mos exp
Analog DesignAnalog VerificationAnalog Circuit Design
SN

Sham Naik

Technical Lead Physical Design Engineer

at Wipro

Bengaluru, India10 yrs exp
prasannakumar palla

prasannakumar palla

Principal Engineer

at Arm

Hyderabad, India18 yrs 6 mos exp
ASICPhysical Design
Mohit Ghandiyan

Mohit Ghandiyan

Senior Engineer

at MediaTek

Noida, India2 yrs 9 mos exp
Digital IC Design