Shreya S

Software Engineer

Bengaluru, Karnataka, India10 mos experience

Key Highlights

Experienced in Static Timing Analysis and Physical Design.
Currently advancing skills as a Silicon Design Engineer.
Internship experience at AMD enhances practical knowledge.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI technology.

Contact

Skills

Core Skills

Static Timing AnalysisPhysical Design

Other Skills

VerilogSystemVerilog

Experience

10 mos

Total Experience

10 mos

Average Tenure

10 mos

Current Experience

Amd

2 roles

Silicon Design Engineer 2

Jul 2025 – Present · 10 mos · On-site

Static Timing AnalysisPhysical Design

Graduate Intern

Jul 2024 – Jul 2025 · 1 yr · On-site

Static Timing AnalysisPhysical Design

Education

Manipal School of Information Sciences

Master of Engineering - MEng — Microelectronics and VLSI Technology

Aug 2023 – Aug 2025

PES Institute of Technology & Management, SHIVAMOGA

Bachelor of Engineering - BE — Electronics and communication

Aug 2019 – May 2023

Stackforce found 100+ more professionals with Static Timing Analysis & Physical Design

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 11 mos exp

SRUTHY S

Engineer

at MediaTek

Palakkad, India8 yrs 10 mos exp

Embedded SystemsVery-Large-Scale Integration (VLSI)

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 4 mos exp

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 3 mos exp

SoCVLSI

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 3 mos exp

Deepak Anand Mani

Sr. Business R&D Professional

at Hitachi Energy

Bengaluru, India15 yrs 2 mos exp

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 6 mos exp

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 3 mos exp

CharacterizationASIC