Shubham Singhal

Software Engineer

Bengaluru, Karnataka, India8 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in SOC design and PDN closure.
  • Proven leadership in managing engineering teams.
  • Strong background in semiconductor industry.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in SOC and PDN management.

Contact

LinkedIn

Skills

Core Skills

Soc DesignPdn Closure

Other Skills

VerilogXilinx ISECadence VirtuosoCMentor GraphicsAssembly LanguageMatlabPythonMicrosoft OfficeResearchPublic Speaking

Experience

8 yrs 4 mos
Total Experience
4 yrs 2 mos
Average Tenure
4 yrs 5 mos
Current Experience

Qualcomm

2 roles

Staff Engineer

Promoted

Dec 2024 – Present · 1 yr 5 mos · Noida, Uttar Pradesh, India

  • Leading and managing a team of 15 members for multiple SOC PDN Closure on sub 2nm MSM/COMPUTE chipsets.
VerilogXilinx ISECadence VirtuosoSOC DesignPDN Closure

Senior Lead Engineer

Nov 2021 – Nov 2024 · 3 yrs · Noida, Uttar Pradesh, India

Ansys

3 roles

Senior Application Engineer

Promoted

Apr 2021 – Oct 2021 · 6 mos

Application Engineer II

Promoted

Apr 2019 – Mar 2021 · 1 yr 11 mos

Application Engineer I

Sep 2017 – Mar 2019 · 1 yr 6 mos

Education

Motilal Nehru National Institute Of Technology

Master of Technology (MTech) — Digital Systems

Jan 2015 – Jan 2017

Panjab University

Bachelor of Engineering (B.E.)

Jan 2011 – Jan 2015

Stackforce found 41 more professionals with Soc Design & Pdn Closure

Explore similar profiles based on matching skills and experience

SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Archana Krishnamurthy

Archana Krishnamurthy

Senior Technical Lead

at Intel Corporation

Bengaluru, India18 yrs 4 mos exp
Clock DistributionStatic Timing AnalysisTechnical LeadershipCircuit Design
Karan Shah

Karan Shah

Sr. Silicon Design Engineer

at AMD

New Delhi, India5 yrs 7 mos exp
ASIC DesignRTL Design
RG

Rajshri Gupta

Silicon design engineer

at AMD

Bengaluru, India7 yrs 10 mos exp
Juned Rahi

Juned Rahi

ASIC RTL Design Engineer

at Google

Bengaluru, India10 yrs 3 mos exp
ASIC DesignDebug StrategiesSoC DesignPost Silicon Debug
Alok Kumar

Alok Kumar

SoC Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 10 mos exp
Static Timing AnalysisSoCLogic SynthesisRTL Design
ST

Syed Thameem

Senior Director of Engineering

at Intel Corporation

Bengaluru, India25 yrs 1 mo exp
High Performance Computing (HPC)Engineering Management
Baranidharan Sivapatham

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 9 mos exp
ASICFPGASRESoCTrading Platforms