Swathy S Nair

Product Engineer

Bengaluru, Karnataka, India1 yr 11 mos experience

Key Highlights

  • Immediate joiner with FPGA design expertise.
  • Strong foundation in VLSI design and verification.
  • Hands-on experience with industry-standard tools.
Stackforce AI infers this person is a VLSI Design and Verification Engineer with FPGA specialization.

Contact

LinkedIn

Skills

Core Skills

Field-programmable Gate Arrays (fpga)Digital Designs

Other Skills

Programmable LogicSynopsys toolsVCSAXIUniversal Asynchronous Receiver/Transmitter (UART)Digital Circuit DesignVerilogRouterLintModelSimIntel Quartus PrimeDFTEmbedded SystemsJoint Test Action Group (JTAG)System Verilog Assertions

Experience

1 yr 11 mos
Total Experience
11 mos
Average Tenure
--
Current Experience

Procsys-processor systems

FPGA Design Engineer

Nov 2023 – Feb 2025 · 1 yr 3 mos · Bengaluru, Karnataka, India · On-site

Field-Programmable Gate Arrays (FPGA)Programmable Logic

Maven silicon

VLSI Design and Verification Trainee

Oct 2023 – Sep 2024 · 11 mos · Bengaluru, Karnataka, India · Remote

Digital DesignsField-Programmable Gate Arrays (FPGA)

Intel corporation

Graduate Student Intern

Sep 2022 – May 2023 · 8 mos · Bengaluru, Karnataka, India

Synopsys toolsVCS

Education

College of Engineering Trivandrum

Bachelor of Technology — Applied electronics and instrumentation engineering

Jan 2015 – Jan 2019

Vellore Institute of Technology

Master of Technology - MTech — Embedded Systems

Jan 2021 – Jan 2023

Stackforce found 100+ more professionals with Field-programmable Gate Arrays (fpga) & Digital Designs

Explore similar profiles based on matching skills and experience

Sanket Tekawade

Sanket Tekawade

Digital Design Engineer

at Google

Bengaluru, India2 yrs 10 mos exp
Mauriya Ramaraj

Mauriya Ramaraj

Engineer

at Qualcomm

Bengaluru, India1 yr 11 mos exp
RISC-VHardware Implementation
Manjunath v

Manjunath v

Interface Specialist

at AMCI Edtech Pvt. Ltd.

Bengaluru, India3 yrs 8 mos exp
User Experience (UX)PrototypingDesignAccountingFinancial Analysis
AS

Anand Saurabh

RTL Design Engineer

at Samsung Semiconductor

Bengaluru, India5 yrs 7 mos exp
VerilogStatic Timing AnalysisVHDLRadio Frequency (RF)Electronic Circuits
DM

Deepa Mariam Thomas

Solutions Engineering Staff Design

at Arm

India14 yrs 7 mos exp
VLSIRTL design
Taha Perwaiz

Taha Perwaiz

Physical Design Engineer

at Qualcomm

Bengaluru, India2 yrs 3 mos exp
Physical DesignTiming ClosureGraphics Hardware DesignDigital IC DesignPower Performance Optimization
Tokoza Thawethe

Tokoza Thawethe

Customer Service Representative

at Diligenta - a subsidiary of Tata Consultancy Services

Bristol, United Kingdom1 yr 1 mo exp
Customer ServiceEngineering DrawingsQuality Control
Padmanabhan Ayyaswamy

Padmanabhan Ayyaswamy

Senior Strategic Consultant - Data Engineering & Analytics

at Emerson

Bengaluru, India8 yrs 11 mos exp
Business Intelligence (BI)Artificial Intelligence (AI)Data EngineeringTeam LeadershipMachine Learning