Kapil Garg

CEO

Patna, Bihar, India4 yrs 2 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in formal verification and digital design.
  • Strong academic background from IIT with a focus on communication systems.
  • Leadership role in training and placement coordination at IIT Patna.
Stackforce AI infers this person is a Digital Design and Verification Engineer with expertise in communication systems.

Contact

LinkedIn

Skills

Other Skills

Universal Verification Methodology (UVM)SystemVerilogVerilog HDLLow-power DesignCmos Digital DesignStatic Timing AnalysisC (Programming Language)Digital ElectronicsWireless CommunicationDigital CommunicationInformation Theory

Experience

4 yrs 2 mos
Total Experience
2 yrs 1 mo
Average Tenure
2 yrs 10 mos
Current Experience

Airports authority of india

Executive Officer

Jul 2023 – Present · 2 yrs 10 mos · India · On-site

Nxp semiconductors

Formal Verification Engineer Intern

Jul 2022 – Jul 2023 · 1 yr · Noida, Uttar Pradesh, India

Training & placement cell, iit patna

Assistant Head Coordinator

Mar 2022 – Jul 2023 · 1 yr 4 mos · Patna, Bihar, India

Education

Indian Institute of Technology, Patna

Master of Technology - MTech — Communication System Engineering

Jun 2021 – Jun 2023

Madhav Institute of Technology and Science, Gwalior

Bachelor of Engineering - BE — Electronics Engineering

Jun 2015 – Jun 2019

M.P. Board

Intermediate — PCM

Mar 2013 – Mar 2014

M.P. Board

Matriculation

Mar 2011 – Mar 2012

Stackforce found 100+ more professionals with Universal Verification Methodology (UVM) & SystemVerilog

Explore similar profiles based on matching skills and experience

Vishnu Priyaa Venkatachalam

Vishnu Priyaa Venkatachalam

Senior Engineer

at Qualcomm

Bengaluru, India3 yrs 4 mos exp
IP Verification
Prameeth H

Prameeth H

Senior Design Verification Engineer

at Analog Devices

Bengaluru, India4 yrs 10 mos exp
Functional Verification
Anand Mehta

Anand Mehta

Sr Staff Engineer

at Synopsys Inc

Bengaluru, India9 yrs 5 mos exp
Functional VerificationIP Verification
Chaitanya Ghodake

Chaitanya Ghodake

FPGA Design Engineer

at Celerix Technologies

Bengaluru, India0 mo exp
FPGARTL Design
Arunit Raj

Arunit Raj

Senior Silicon Design Engineer

at AMD

Patna, India2 yrs 7 mos exp
Functional VerificationRTL DesignASIC
Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
Suchismita Bose

Suchismita Bose

ASIC Engineer

at NVIDIA

Bengaluru, India6 yrs 9 mos exp
Digital IC Design