Suryapratap Rathore

DevOps Engineer

Firozabad, Uttar Pradesh, India2 yrs 10 mos experience
Highly Stable

Key Highlights

  • Senior Member Technical Staff at Siemens EDA
  • Vice Chancellor Gold Medalist in B.Tech ECE
  • Expert in Digital IC Design and SystemVerilog
Stackforce AI infers this person is a Digital IC Design expert with strong skills in SystemVerilog and C programming.

Contact

LinkedIn

Skills

Core Skills

SystemverilogDigital Ic DesignC (programming Language)

Other Skills

UnixLPDDRMS SQL ServerC++StrategyLeadershipTeam LeadershipTeam ManagementEngineeringTrainingEnglishHindiMicrosoft OfficeMicrosoft WordSQL

Experience

2 yrs 10 mos
Total Experience
2 yrs 10 mos
Average Tenure
2 yrs 10 mos
Current Experience

Siemens eda (siemens digital industries software)

2 roles

Senior Member of Technical Staff

Promoted

Dec 2024 – Present · 1 yr 5 mos · Noida, Uttar Pradesh, India

UnixLPDDRSystemVerilogC (Programming Language)MS SQL ServerC+++18

Member of Technical Staff

Jul 2023 – Dec 2024 · 1 yr 5 mos · Noida, Uttar Pradesh, India

SystemVerilogUnix

Intel corporation

Graduate Techanical Intern

Jun 2022 – Apr 2023 · 10 mos · Bangalore Urban, Karnataka, India · Hybrid

  • Post silicon validation - Handle the different project fallouts and perform the debug activities to enhance the quality of the product.
  • Hands on Intel specific testers and analyse the manufacturing faults.
  • Unix
EnglishC (Programming Language)Unix

Education

National Institute of Technology Delhi

M.Tech — VLSI

Jan 2021 – Jan 2023

Madan Mohan Malaviya University of Technology

B.Tech — Electronics and communication engineering

Jan 2017 – Jan 2021

Amar deep school

Intermediate — Science

Jan 2015 – Jan 2016

Amar deep Scool

High School — Mathematics

Jan 2013 – Jan 2014

Stackforce found 100+ more professionals with Systemverilog & Digital Ic Design

Explore similar profiles based on matching skills and experience

Venkatesh Sutaru

Venkatesh Sutaru

Pre-Silicon Verification Engineer

at Intel Corporation

Piduguralla, India3 yrs 11 mos exp
Shruti Srivastava

Shruti Srivastava

Graduate Technical Intern

at Intel Corporation

Noida, India0 mo exp
RTL Design
Anurag Biswal

Anurag Biswal

Research And Development Engineer-1

at Synopsys Inc

Bhubaneswar, India2 yrs 11 mos exp
Fusion CompilerVLSI
Ashutosh Bilthare

Ashutosh Bilthare

Senior Silicon Design Engineer

at AMD

Bengaluru, India5 yrs 9 mos exp
SB

Sirimilla Bharathi

Senior Silicon Design Engineer

at AMD

Andhra Pradesh, India5 yrs 7 mos exp
Rajveer Singh

Rajveer Singh

Senior Engineer (GPU DV)

at Qualcomm

Lucknow, India3 yrs 10 mos exp
GPU VerificationMemory ProtocolsASIC Design
Neyaz Ahmad

Neyaz Ahmad

Senior Design and Verification Engineer

at Interex semiconductor

Bengaluru, India4 yrs 7 mos exp
Verilog HDLVAMS
Vivek Goel

Vivek Goel

Lead FPGA Design Engineer

at HIGH FREQUENCY TRADING

Gurugram, India5 yrs 2 mos exp
Digital DesignFPGA DesignRTL Design