Harsh Lakhotia

Software Engineer

Jaipur, Rajasthan, India7 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Proficient in Design Verification and Functional Verification.
  • Strong background in SQL and PL/SQL for data management.
  • Experience in online tutoring and team management.
Stackforce AI infers this person is a Digital Design Engineer with expertise in verification methodologies and data management.

Contact

LinkedIn

Skills

Core Skills

Design Verification TestingFunctional VerificationSqlOnline Tutoring

Other Skills

C (Programming Language)C++Machine LearningMathematicsMicrosoft ExcelMicrosoft WordMySQLPL/SQLProject ManagementPython (Programming Language)SystemVerilogTeam CoordinationTeam ManagementTeamworkTransact-SQL (T-SQL)

Experience

7 yrs 6 mos
Total Experience
2 yrs 6 mos
Average Tenure
3 yrs 5 mos
Current Experience

Texas instruments

Digital Design Engineer

Dec 2022 – Present · 3 yrs 5 mos · Bengaluru, Karnataka, India

Design Verification TestingVerilogSystemVerilogUniversal Verification Methodology (UVM)Functional Verification

Oracle financial services software limited

Associate Consultant

Jul 2021 – Nov 2022 · 1 yr 4 mos

PL/SQLSQLMicrosoft Excel

Toppr

Online Tutor

Jan 2019 – Mar 2019 · 2 mos

Online TutoringTeam ManagementTeamworkTeam Coordination

E-cell nit jalandhar

Event Management Head

Sep 2018 – Jun 2021 · 2 yrs 9 mos · Jalandhar

Education

Dr B R Ambedkar National Institute of Technology, Jalandhar

Bachelor of Technology - BTech — Instrumentation and Control

Jan 2017 – Jan 2021

Maheshwari Public School

Intermediate

Jan 2016 – Jan 2017

Maheshwari Public School

Matriculation

Jan 2014 – Jan 2015

Stackforce found 100+ more professionals with Design Verification Testing & Functional Verification

Explore similar profiles based on matching skills and experience

Rahul Patel

Rahul Patel

Co-op DFT intern

at AMD

Khargone, India9 mos exp
Hardware EmulationVery-Large-Scale Integration (VLSI)
KM

Krish Mehta

Senior Verification Engineer

at NVIDIA

Santa Clara, United States6 yrs 6 mos exp
Hardware ArchitectureSystemVerilog
Himanshu Arya

Himanshu Arya

Senior Verification Engineer

at Qualcomm

Gurgaon, India10 yrs 11 mos exp
Python (Programming Language)
Kashish M.

Kashish M.

Lead Design Engineer

at Cadence Design Systems

Noida, India9 yrs 9 mos exp
Assertions DevelopmentUniversal Verification MethodologyVerification IP Development
ANKUSH KUMAR YADAV

ANKUSH KUMAR YADAV

ASIC Engineer DV

at Meta

Allahabad, India4 yrs 10 mos exp
Universal Verification Methodology (UVM)
John Shahid

John Shahid

Senior Engineer

at MediaTek

Andhra Pradesh, India3 yrs 9 mos exp
Digital ElectronicsLinuxUniversal Verification Methodology (UVM)
TAHER NASIRABADWALA

TAHER NASIRABADWALA

Design Verification Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp
Universal Verification Methodology (UVM)system verilog
Shounak Sinai Karapurkar

Shounak Sinai Karapurkar

Senior Engineer

at Qualcomm

Bengaluru, India2 yrs 11 mos exp
C/C++TLMHardware Verification