sarveshwar kumar

Software Engineer

Bangalore Rural, Karnataka, India10 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Hands-on experience in UVM Testbench and ARM processor verification.
  • Expertise in low power verification using UPF and static timing analysis.
  • Strong skills in debugging and functional verification methodologies.
Stackforce AI infers this person is a VLSI verification engineer with expertise in ARM architecture and advanced verification methodologies.

Contact

Skills

Other Skills

System VerilogVerilogCadence EncounterCadence VirtuosoXilinx ISEAltera QuartusMatlabPCIeC++VHDLCLinuxMicrosoft OfficeMicrosoft ExcelPowerPoint

About

* I have worked in complete verification cycle from verification planning through to RTL freeze. * I have Experience in following fields:- Summary of Skills: • Hands on experience on UVM Testbench. • Experience in verification of ARM based processors. • Hands on experience in low power verification using UPF. • Knowledge of ARM based BUS protocol like (APB, AHB AXI, etc). • Extensive knowledge of Static timing analysis. • Hands on experience on Gate Level Simulation. • Hands on Experience of integrating several IPs together and analyzing results. • Experience on functional coverage and code coverage. • Extensive knowledge of functional verification, reporting and analyzing test results. • Hands on experience Perl and Shell scripting. • Comprehensive knowledge of the methodologies and applications of advanced verification tools. • Hands on experience of EDA tools like Questa-sim, Synopsys, Cadence, Mentor Graphics. • In-depth knowledge of the concepts of processors, analysis. • Possess strong verification skills and debugging. • Knowledge of analysis tools like prime time, from Synopsys. • Possess outstanding communication and problem-solving skills.

Experience

10 yrs 11 mos
Total Experience
1 yr 10 mos
Average Tenure
3 yrs 11 mos
Current Experience

Arm

Senior Engineer

Jun 2022Present · 3 yrs 11 mos · Bengaluru, Karnataka, India · Hybrid

Intel corporation

Design Engineer

Sep 2018Jun 2022 · 3 yrs 9 mos · Bengaluru, Karnataka, India

Qualcomm

Verification Engineer (CWF)

Jan 2018Sep 2018 · 8 mos · Bangalore

Cisma consultants pvt ltd (a wholly owned subsidiary of verikwest systems inc, usa)

Verification Engineer

Dec 2017Sep 2018 · 9 mos

Arm

Consultant

Jul 2016Dec 2017 · 1 yr 5 mos · Bengaluru, Karnataka, India

Sasken technologies limited

Verification Engineer

Jul 2016Dec 2017 · 1 yr 5 mos · Bangalore

Whizchip design technologies pvt ltd

Intern

Sep 2014Oct 2015 · 1 yr 1 mo · Bangalore

  • Responsibilities include:
  •  Assigned the task of RTL design of AMBA-APB.
  •  Handle the tasks of analysis of the given specification
  •  Responsible for and developing the Verification plan \
  •  Assigned responsibilities of developing test scenarios and sequences for PCIe.
  •  Handle the task of UVM driver for PCIe.
  •  Assigned the task of developing verification environment for SPI.

Education

Manipal Academy of Higher Education

Master's Degree — VLSI Design and Verification

Jan 2013Jan 2015

BMS Institute of Technology and Management

Engineer's Degree — Electronics & Communication Engineering

Jan 2008Jan 2012

Stackforce found 100+ more professionals with System Verilog & Verilog

Explore similar profiles based on matching skills and experience