Ishita A.

Software Engineer

Ahmedabad, Gujarat, India7 yrs 6 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in ASIC Verification and Functional Verification.
Proficient in VLSI design and verification methodologies.
Strong foundation in C, VHDL, and SystemVerilog.

Stackforce AI infers this person is a VLSI and ASIC verification specialist with a focus on functional verification.

Contact

Skills

Core Skills

Functional VerificationApplication-specific Integrated Circuits (asic)

Other Skills

8051 MicrocontrollerAssertion Based VerificationCQuestaSimSystemVerilogUniversal Verification Methodology (UVM)VHDLVerilogVery-Large-Scale Integration (VLSI)

Experience

Einfochips (an arrow company)

3 roles

Senior ASIC Verification Engineer (Level 2)

Jul 2024 – Present · 1 yr 8 mos · Ahmedabad, Gujarat, India

Very-Large-Scale Integration (VLSI)8051 MicrocontrollerFunctional VerificationApplication-Specific Integrated Circuits (ASIC)CVHDL+5

Senior ASIC Verification Engineer (Level 1)

Promoted

Apr 2022 – Jul 2024 · 2 yrs 3 mos · Ahmedabad, Gujarat, India

Very-Large-Scale Integration (VLSI)8051 MicrocontrollerFunctional VerificationApplication-Specific Integrated Circuits (ASIC)CVHDL+5

ASIC Verification Engineer

Jan 2019 – Mar 2022 · 3 yrs 2 mos · Ahmedabad, Gujarat, India

Very-Large-Scale Integration (VLSI)8051 MicrocontrollerFunctional VerificationApplication-Specific Integrated Circuits (ASIC)CVHDL+5

Eitra - einfochips training & research academy ltd

ASIC Verification Trainee

Jul 2018 – Dec 2018 · 5 mos · Ahmedabad, Gujarat, India

Institute for plasma research

Project Student

Nov 2017 – Apr 2018 · 5 mos

Education

LDRP Institute of Technology & Research, Gujarat Technological University

Bachelor of Engineering — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Functional Verification & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp

Siddartha Papineni

Formal Verification Lead

at Synopsys Inc

Mountain View, United States14 yrs 6 mos exp

Formal VerificationQuality Assurance

Chandan M

Associate Architect

at L&T Technology Services

Bengaluru, India25 yrs 2 mos exp

FPGA prototypingHardware Emulation

Yesuraju Doppasani

Sr Silicon Design Engineer

at AMD

West Godavari, India9 yrs 4 mos exp

Verification methodologiesSystem Verilog

Sai Karthik Madabhushi

Principal Applications Engineer

at Synopsys Inc

Wembley, United Kingdom22 yrs 8 mos exp

Formal VerificationPre-salesAssertion Based VerificationRTL Design

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 3 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Hiral F.

Design Verification Engineer(Level 2)

at Arrow Electronics

Canada7 yrs 6 mos exp

System VerilogUniversal Verification Methodology (UVM)