Kausha Solanki

Software Engineer

Ahmedabad, Gujarat, India7 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Universal Verification Methodology and System Verilog.
  • Proficient in multiple programming languages including C++ and Perl.
  • Currently a Senior Verification Engineer at Marvell India.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in UVM and System Verilog.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)System Verilog

Other Skills

C++LinuxPerlShell Scripting

Experience

Marvell india

Senior Verification Engineer

Jan 2023 – Present · 3 yrs 2 mos · Banglore

  • I am happy to share that I am start new position as senior verification engineer at Marvell semiconductors.
LinuxUniversal Verification Methodology (UVM)Shell ScriptingSystem VerilogC++Perl

Einfochips (an arrow company)

2 roles

ASIC verification engineer

Jan 2020 – Dec 2022 · 2 yrs 11 mos

ASIC verification trainee engineer

Jul 2019 – Jan 2020 · 6 mos

Eitra - einfochips training & research academy ltd

Intern

Jan 2019 – Jul 2019 · 6 mos · Ahmedabad Area, India

Education

Dharmsinh Desai University

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & System Verilog

Explore similar profiles based on matching skills and experience

Sudheer Reddy

Sudheer Reddy

Senior Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 10 mos exp
PRIYANKA DUBE

PRIYANKA DUBE

Lead Design verification engineer

at Cadence Design Systems

India7 yrs 6 mos exp
Very-Large-Scale Integration (VLSI)digital integrated circuit design
Dhaval Sanepara

Dhaval Sanepara

Senior Design Verification Engineer

at Microsoft

Bengaluru, India8 yrs 9 mos exp
sai Rajendra Vuppala

sai Rajendra Vuppala

Senior vlsi engineer

at Wipro

Hyderabad, India5 yrs 7 mos exp
Ravi Teja Lolla

Ravi Teja Lolla

Member of Technical Staff

at AMD

Bengaluru, India9 yrs 3 mos exp
Functional VerificationASIC Design
PS

Priyadarshini S

Design Verification Engineer

at NVIDIA

United States8 yrs 3 mos exp
Design VerificationSoC Design
Ravindra Reddy peram

Ravindra Reddy peram

Sr Design Verification Engineer

at AMD

India10 yrs exp
Functional Verification
MS

Mohit Sharma

Scientist/Engineer - SD

at Space Applications Centre, ISRO

Ahmedabad, India7 yrs 9 mos exp