Pankaj Dwivedi

CTO

Austin, Texas, United States18 yrs 2 mos experience
Highly Stable

Key Highlights

  • Expert in simulation and debugging technologies.
  • Proven leadership in global R&D and QA teams.
  • Strong background in functional verification and RTL design.
Stackforce AI infers this person is a leader in EDA and simulation technologies.

Contact

LinkedIn

Skills

Core Skills

SimulationDebuggingFunctional VerificationRtl Design

Other Skills

AlgorithmsApplication-Specific Integrated Circuits (ASIC)Building TrustCC (Programming Language)Code CoverageCreativity SkillsDebug technologiesDecision-MakingEDAFPGAFunctional SafetyLow power simulationLow-power DesignMachine Learning

Experience

Siemens eda (siemens digital industries software)

Global Engineering Head

Feb 2025 – Present · 1 yr 1 mo · Austin, Texas, United States

  • Leading global R&D and QA organization, responsible for driving innovation and development of Simulation and Debug technologies, including QuestaSim, Visualizer, VIQ, and Functional Safety.
SimulationDebug technologiesFunctional SafetyDebugging

Mentor graphics

8 roles

Engineering Director

Promoted

Jan 2023 – Jan 2025 · 2 yrs

  • Responsible for driving world-wide engineering teams focused on simulation verification and debug technologies servicing thousands of customers across the globe.
Simulation verificationDebug technologiesSimulationDebugging

Associate Director

Promoted

Jan 2022 – Dec 2022 · 11 mos

  • Leading various R&D groups in RTL simulation and testbench engineering
RTL simulationTestbench engineeringFunctional VerificationRTL design

Senior Engineering Manager

Aug 2018 – Dec 2021 · 3 yrs 4 mos

  • Questa-Simulator
Questa-Simulator

Engineering Manager

Aug 2016 – Jul 2018 · 1 yr 11 mos

Member Consulting Staff

Aug 2013 – Jul 2016 · 2 yrs 11 mos

Lead Member Technical Staff

Aug 2010 – Jul 2013 · 2 yrs 11 mos

  • Questa(Modelsim) Low power simulation
Low power simulation

Senior Member Technical Staff

Jan 2008 – Jul 2010 · 2 yrs 6 mos

  • Questa Verification platform
Questa Verification platform

Member Technical Staff

May 2007 – Dec 2007 · 7 mos

  • Questa verification platform
Questa verification platform

Education

Indian Institute of Technology, BHU

B.Tech. — Electronics Engineering

Jan 2003 – Jan 2007

Stackforce found 100+ more professionals with Simulation & Debugging

Explore similar profiles based on matching skills and experience

Kalyan Kar

Kalyan Kar

Performance Design Verification Engineer

at Google

Bengaluru, India13 yrs 9 mos exp
GPU Performance AnalysisGPU ValidationMemory ManagementPerformance Design VerificationPerformance Engineering
Vishal Mistry

Vishal Mistry

Technical Manager

at eInfochips (An Arrow Company)

Ahmedabad, India17 yrs exp
Pankaj Sharma

Pankaj Sharma

R&D Engineering Sr Manager

at Synopsys Inc

India17 yrs 6 mos exp
System VerilogUVMVerilog
Shaloob Kalla Puthiyaveettil

Shaloob Kalla Puthiyaveettil

Engineering Manager

at Google

Mountain View, United States15 yrs 9 mos exp
Ankur Vaish

Ankur Vaish

Design Verification Manager, Security

at Google

Bengaluru, India16 yrs exp
Design VerificationDevice Driver DevelopmentPCIe Protocol VerificationSystem Level VerificationTeam Leadership
Suyash Sharma

Suyash Sharma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 9 mos exp
Team LeadershipRTL VerificationDigital DesignVerificationRTL Design
Ipshita Datta

Ipshita Datta

Research And Development Engineer

at Hughes Systique Corporation (HSC)

Raleigh, United States5 yrs 3 mos exp
ASIC Design VerificationDigital Hardware Design
Nitin Gupta

Nitin Gupta

Senior Design Verification Engineer

at Renesas Electronics

United Kingdom12 yrs 5 mos exp