Shaloob Kalla Puthiyaveettil

Engineering Manager

Mountain View, California, United States15 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in ASIC and SoC design verification.
  • Strong background in functional verification methodologies.
  • Proficient in deep learning and machine learning frameworks.
Stackforce AI infers this person is a highly skilled verification engineer in the semiconductor and AI industries.

Contact

LinkedIn

Skills

Other Skills

AMBA AHBASICAssertion Based VerificationCC++Convolutional Neural Networks (CNN)DebuggingDeep LearningFPGAFormal VerificationFunctional VerificationGPUGate Level SimulationH.264Machine Learning

Experience

Google

3 roles

Engineering Manager

Jan 2023 – Present · 3 yrs 2 mos

Engineering Manager

Promoted

Jan 2021 – Jan 2023 · 2 yrs

ASIC/SoC Design Verification Engineer

Nov 2019 – Jan 2021 · 1 yr 2 mos

Nvidia

Senior Verification Engineer

Feb 2016 – Nov 2019 · 3 yrs 9 mos · Bengaluru, Karnataka, India

Tata elxsi

3 roles

Verification Specialist

Apr 2015 – Feb 2016 · 10 mos

Senior Verification Engineer

Promoted

Apr 2013 – Jun 2015 · 2 yrs 2 mos

Verification Engineer

Jun 2010 – Mar 2013 · 2 yrs 9 mos

Education

Sandeepani - School of VLSI Design

PG Diploma — VLSI Design & Advanced Functional Verification

Jan 2010 – Jan 2010

Kannur University

B-Tech — Electronic & Communication Engineering

Jan 2006 – Jan 2010

Stackforce found 100+ more professionals with AMBA AHB & ASIC

Explore similar profiles based on matching skills and experience

Indresh yadav

Indresh yadav

Lead Design Verification Engineer

at Boeing

Ahmedabad, India13 yrs 3 mos exp
Design VerificationUVM
SWATHI M

SWATHI M

Senior Project Engineer

at Synapse Design Inc.

Bengaluru, India8 yrs 4 mos exp
SG

Swetha G.

Verification Engineer - IP

at NVIDIA

Bengaluru, India11 yrs 3 mos exp
SystemVerilogUniversal Verification Methodology (UVM)RTL design verilog
SH

Suman Halder 🇮🇳

Senior Design Verification Engineer

at Qualcomm

Bengaluru, India5 yrs exp
C++Functional VerificationLPDDR4LPDDR5RTL Coding
SIDDHARTH NAIR

SIDDHARTH NAIR

Senior engineer Lv2

at eInfochips (An Arrow Company)

Ahmedabad, India7 yrs 9 mos exp
Deepak Kawathale

Deepak Kawathale

Senior Engineer II - Design

at Microchip Technology Inc.

Hyderabad, India11 yrs 3 mos exp
FPGAVHDL
Gaurav Sharma

Gaurav Sharma

Graduate Engineer

at STMicroelectronics

Greater Delhi, India10 mos exp
Design VerificationUVM Testbench Development
Nikhil Patel

Nikhil Patel

Senior engineer-ASIC Verification

at Eteros Technologies

Ahmedabad, India6 yrs 7 mos exp
Hardware VerificationSystem on a Chip (SoC)Universal Verification Methodology (UVM)