Jeetendra Kumar Gupta

Software Engineer

New Delhi, Delhi, India3 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in RTL Design and Verification.
  • Strong background in DFT and Power Analysis.
  • Proficient in multiple scripting languages and EDA tools.
Stackforce AI infers this person is a Digital VLSI Engineer with strong expertise in RTL design and verification.

Contact

LinkedIn

Skills

Core Skills

DftRtl VerificationRtl DesignSynthesis

Other Skills

Astra FlowBash shell scriptingC (Programming Language)CMOSCadence innovusClock Tree SynthesisDigital ElectronicsEDA PlaygroundFloorplanningIP integrationLTSpiceLinuxLow-power DesignMentor GraphicsMicrosoft Excel

Experience

Nxp semiconductors

2 roles

senior DFT Engineer

Promoted

Apr 2024 – Present · 1 yr 11 mos · Noida, Uttar Pradesh, India

DFTPower AnalysisRTL VerificationAstra Flow

Design Engineer

Sep 2022 – Apr 2024 · 1 yr 7 mos · Noida, Uttar Pradesh, India

RTL DesignIP integrationSynthesis using Design CompilerClock Tree SynthesisSynthesis

Stmicroelectronics

Intern

Jan 2022 – Jun 2022 · 5 mos · Greater Noida

Indian institute of technology, patna

Assistant Head Coordinator, Training and Placement Cell at Training & Placement Cell, IIT Patna

Sep 2021 – Jun 2022 · 9 mos · Patna, Bihar, India

Education

Indian Institute of Technology, Patna

Master of Technology - MTech — communication system

Aug 2020 – Jun 2022

Krishna Institute of Engineering & Technology

Bachelor of Technology (B.Tech.) — electronics and communication engineering

Stackforce found 100+ more professionals with Dft & Rtl Verification

Explore similar profiles based on matching skills and experience

SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
MY

Muneesh Yadav

CAD Engineer

at UANDWE, Inc.

Gurugram, India3 yrs 5 mos exp
Cadence SkillCircuit DesignPython (Programming Language)RTL CodingShell Scripting
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 3 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Naveen Yadav

Naveen Yadav

FPGA Developer

at AlphaGrep

Bengaluru, India2 yrs 2 mos exp
ASIC DesignEvent CoordinationVerification
SAKSHAM SONI

SAKSHAM SONI

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs exp
System on a Chip (SoC)Verification
Rohit Agrawal

Rohit Agrawal

Deep Learning Architect

at NVIDIA

Sunnyvale, United States10 yrs 5 mos exp
Embedded Systems
Rachit Sarkar

Rachit Sarkar

R&D Engineering Sr Engineer

at Synopsys Inc

Bhubaneswar, India4 yrs 10 mos exp
IP DevelopmentRTL DesignSoC Development
Kailash Bisht

Kailash Bisht

Business Development Manager

at Team Computers

Delhi, India10 yrs 1 mo exp
Business DevelopmentStakeholder Management