Ayushi Jain — Software Engineer
Stackforce AI infers this person is a VLSI Engineer specializing in RTL design and FPGA development.
Location: Bengaluru, Karnataka, India
Experience: 9 yrs 9 mos
Skills
- Rtl Development
Career Highlights
- Expert in RTL Development and VLSI Engineering.
- Proficient in Verilog and VHDL for circuit design.
- Experience with FPGA and PCIe subsystem design.
Work Experience
d-Matrix
Staff Engineer (6 mos)
Qualcomm
Senior Lead Engineer (1 yr 9 mos)
Senior Engineer (3 yrs 1 mo)
Engineer (2 yrs 8 mos)
Intel Corporation
PCIE subsystem Design(contingent employee) (6 mos)
LOGIC-FRUIT TECHNOLOGIES
R & D Engineer (FPGA Dep.) (1 yr 8 mos)
DRDO, Centre for Airborne Systems
Internship (1 mo)
Education
Bachelor’s Degree at Motilal Nehru National Institute Of Technology
at St. Joseph's Co-Ed School