Saugata Datta

Software Engineer

Bengaluru, Karnataka, India0 mo experience

Key Highlights

  • Expert in Analog Design and Silicon Debug.
  • Proven experience in AFE chip characterization.
  • Strong foundation in VLSI design and signal processing.
Stackforce AI infers this person is a skilled Analog Design Engineer with expertise in Healthcare and VLSI technologies.

Contact

LinkedIn

Skills

Core Skills

Analog DesignSilicon Debug

Other Skills

Analog Circuit DesignAnalog CircuitsAnalog Front End DesignCC++CadenceChip CharacterizationClock BuffersEldoElectronicsEmbedded SystemsFPGA DevelopmentLDO'sLVDS SerializersLaTeX

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Texas instruments

Analog Design and Silicon Debug Engineer

Jul 2015 – Present · 10 yrs 10 mos · Bengaluru Area, India

  • In Texas Instruments I am associated with HPA (High Performance Analog) team. I am involved in design of phase locked loops, LVDS serializers, clock buffers, LDO's, Analog Front End block design for CT/XRAY chips. Along with these, I have also worked on post Silicon bench characterization of AFE chips for Medical Equipments. I also work in FPGA development for bench characterization and customer EVM solution.
Analog DesignSilicon DebugPhase Locked LoopsLVDS SerializersClock BuffersLDO's+3

Haldia petrochemicals ltd

Summer Internship

Jun 2012 – Jul 2012 · 1 mo · Haldia, West Bengal

  • Attended a Industrial Training and familiarized with the functioning of DCS, PLC and
  • Fieldbus Technology and basic understanding of overall system dynamics. Learned about different instrumentation and control techniques used in a process control Industry.

Education

IISc

Master of Engineering (MEng) — Microelectronics Systems

Jan 2013 – Jan 2015

Jadavpur University

Bachelor of Engineering (B.E.) — Instrumentation & Electronics Engineering

Jan 2009 – Jan 2013

Shree Jain Vidhyalaya

Higher Secondary Education — Science

Jan 2008 – Jan 2009

Stackforce found 46 more professionals with Analog Design & Silicon Debug

Explore similar profiles based on matching skills and experience

Sampath Dakshinamurthy

Sampath Dakshinamurthy

Principal Engineer

at Intel Corporation

Bengaluru, India26 yrs 4 mos exp
Silicon ValidationHigh Speed Interfaces
Neethi Shetty

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 5 mos exp
Automatic Test Pattern Generation (ATPG)Simulation
SS

Soma Sekhar Babu S

Principal Engineer, DFT

at Analog Devices

Bengaluru, India20 yrs exp
DFTTest Engineering
Pratima Kumari

Pratima Kumari

DFT Consultant

at Intel Corporation

Bengaluru, India13 yrs 9 mos exp
DFTVLSI
Rajesh Gottumukkala

Rajesh Gottumukkala

Senior Engineering Manager

at Google

Bengaluru, India19 yrs 4 mos exp
DFTStatic Timing Analysis
Ishan Jain

Ishan Jain

Senior Silicon Design Engineer

at AMD

Jabalpur, India6 yrs 8 mos exp
Post-Silicon ValidationLow-Power ValidationPre-Silicon ValidationSystem-Level Validation
Sanmati Jain

Sanmati Jain

DFT Engineer

at Tsavorite Scalable Intelligence

Maharashtra, India13 yrs 1 mo exp
ATPGDFTIJTAG
Suman Bhat R

Suman Bhat R

Design Verification Engineer

at Intel Corporation

Bengaluru, India13 yrs 4 mos exp
VLSI Design VerificationSystem VerilogSoC VerificationFunctional VerificationSilicon Bringup