S

Sudeshna Bhattacharya

Software Engineer

Bengaluru, Karnataka, India13 yrs 8 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC design and verification.
  • Proven leadership in technical projects.
  • Strong background in signal processing and embedded systems.
Stackforce AI infers this person is a Semiconductor ASIC Design Expert with strong technical leadership capabilities.

Contact

LinkedIn

Skills

Other Skills

SystemVerilogUVMPCIeAMBAJESDPerlPythonApplication-Specific Integrated Circuits (ASIC)JiraC++CLinuxAlgorithmsEmbedded SystemsEmbedded Software

Experience

Nvidia

ASIC Design Engineer

Nov 2024 – Present · 1 yr 4 mos · Bengaluru, Karnataka, India · Hybrid

Infinera

3 roles

Manager ASIC Design

Promoted

Jul 2023 – Nov 2024 · 1 yr 4 mos

Staff ASIC Design Engineer

Promoted

Apr 2021 – Jun 2023 · 2 yrs 2 mos

  • Technical lead in projects.

Senior Design Engineer (ASIC Verification)

Aug 2018 – Apr 2021 · 2 yrs 8 mos

Mathworks india pvt ltd

Design Engineer

Jun 2012 – Jul 2018 · 6 yrs 1 mo · Bangalore

Education

Indian Institute of Technology, Kanpur

Master of Technology (M.Tech.)

Jan 2010 – Jan 2012

Chhattisgarh Swami Vivekanand Technical University, GEC Jagdalpur

Bachelor's degree

Jan 2006 – Jan 2010

Nirmal Higher Secondary School, Jagdalpur, Chattisgarh

Stackforce found 100+ more professionals with SystemVerilog & UVM

Explore similar profiles based on matching skills and experience

SB

Saritha Bellamkonda

Talent Acquisition Lead

at GSVR Talent Solutions Pvt Ltd

Hyderabad, India0 mo exp
Recruitment StrategyTalent Acquisition
Sumit Dalal

Sumit Dalal

SMTS Silicon Design Engineer

at AMD

Toronto, Canada11 yrs 8 mos exp
Functional Verification
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp
Krati Agrawal

Krati Agrawal

Performance Architect

at Meta

Austin, United States8 yrs 7 mos exp
Computer Architecture
Hemant Saxena

Hemant Saxena

R&D Engineering, Sr Manager

at Synopsys Inc

West Delhi, India15 yrs 3 mos exp
Functional VerificationRTL DesignVerification Methodology
Arjun Bharatkumar Soni

Arjun Bharatkumar Soni

Principal verification engineer

at Marvell Technology

Milpitas, United States15 yrs exp
JG

James George

Design Verification Engineer

at Truechip

Kerala, India3 yrs 8 mos exp
Venkata sandeep S.

Venkata sandeep S.

senior soc design verification Engineer

at Microchip Technology Inc.

United States5 yrs 5 mos exp
Functional VerificationSystem on a Chip (SoC)