Soumya Palit

Software Engineer

Noida, Uttar Pradesh, India16 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in C/C++ and System Verilog.
  • Proven track record in software engineering and design.
  • Strong background in algorithms and data structures.
Stackforce AI infers this person is a seasoned software engineer specializing in EDA and system design.

Contact

LinkedIn

Skills

Other Skills

PerlCore JavaSystem VeriloggdbGNU DebuggerVHDLDDDVimJavaTCLCVSEDAScriptingMultithreadingDebugging

About

Coding : C, C++, Verilog Scripting : AWK, Shell Script (Unix) Platform : Windows, Linux/Unix, Solaris Concepts : Data Structure, Operating System Concepts, Aglorithms

Experience

16 yrs 6 mos
Total Experience
3 yrs 3 mos
Average Tenure
5 yrs 9 mos
Current Experience

Cadence design systems

2 roles

Sr. Principal Software Engineer

Promoted

Jul 2022 – Present · 3 yrs 10 mos

Principal Software Engineer

Aug 2020 – Jul 2022 · 1 yr 11 mos

Mentor graphics

2 roles

Member Of Consulting Staff

Jul 2017 – Aug 2020 · 3 yrs 1 mo · Noida Area, India

LMTS

Jul 2015 – Jul 2017 · 2 yrs · Noida Area, India

Sequence design

R & D Engineer

Jul 2012 – Jul 2015 · 3 yrs · Noida Area, India

  • Working on Apache's Static Timing Analysis tool and Clock Jitter Solution tool

Atrenta | interra systems

Engineer | Individual Contractor

Jul 2011 – Sep 2011 · 2 mos · Noida Area, India

  • Enhancement: IP-Xact support for Banks for their tool Gensys.
  • Added support for various tcl commands in their tool for the same.
  • Added PTT support for generation of Verilog and VHDL files that are generated by Gensys

Interra systems

Senior Engineer

Dec 2010 – Jul 2012 · 1 yr 7 mos · Kolkata Area, India

  • Working on the Cheetah system verilog analyser parser.
  • Various bug-fixes, optimization, implementation of the enhancement incorporated in System Verilog.
  • Worked on generic and static iterator used to browse the Cheetah-Object model.

Cognizant technology solutions

Java Developer and Designer

Nov 2009 – Dec 2010 · 1 yr 1 mo

  • Scripting

Education

Jadavpur University

B.E. 2009 — Information Technology

Jan 2005 – Jan 2009

Ramakrishna Mission Vidyapith Deoghar

AISSCE — Science

Jan 2002 – Jan 2004

Stackforce found 100+ more professionals with Perl & Core Java

Explore similar profiles based on matching skills and experience

Santhosh Sheelam

Santhosh Sheelam

Lead Design Engineer

at Cadence Design Systems (India) Pvt. Ltd.

Hyderabad, India8 yrs 11 mos exp
Functional VerificationRTL Verification
Manikandan Palanisamy

Manikandan Palanisamy

Senior ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 11 mos exp
DFTRTL Design
SM

Sunitha Marri

Verification Lead

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp
Functional VerificationRTL Verification
Raghu ram

Raghu ram

Verification Engineer

at Truechip

Bengaluru, India5 yrs 6 mos exp
Functional VerificationUniversal Verification Methodology (UVM)
Nagesh N M

Nagesh N M

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 4 mos exp
Very-Large-Scale Integration (VLSI)Low Power Methodology
Yogesh Kumar

Yogesh Kumar

Member of Technical Staff

at AMD

Krishna, India8 yrs exp
SoC verificationGraphics Processing Unit
Vatsalya Thakur

Vatsalya Thakur

Staff Engineer

at Arm

Bengaluru, India15 yrs 9 mos exp
ARM ArchitectureCloudEmbedded SoftwareVerification and Validation (V&V)
Shikha Sajeev

Shikha Sajeev

Staff Engineer

at MediaTek

Bengaluru, India9 yrs 7 mos exp
Functional VerificationUniversal Verification Methodology (UVM)