Animesh Sharma

Software Engineer

Bengaluru, Karnataka, India14 yrs 9 mos experience
Highly Stable

Key Highlights

  • Over 14 years of experience in digital circuit design.
  • Expertise in high-frequency and high-precision custom design.
  • Proficient in static timing analysis and 3DIC design.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in high-frequency circuit design and timing analysis.

Contact

LinkedIn

Skills

Core Skills

Static Timing Analysis3dic Design

Other Skills

High Frequency Digital designNanotimeSPICEPrimetimeTool-Flow-Methodology developmentSystem on a Chip (SoC)Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)Circuit DesignIntegrated Circuits (IC)CharacterizationMixed SignalSemiconductorsComputer-Aided Design (CAD)Shell Scripting

About

As a Silicon Design Engineer , I apply my expertise in high-Frequency / High-Precision custom design, System level & Transistor level STA, 3DIC Design, Physical design and novel design automation & methodology to create innovative solutions for the semiconductor industry. I have over 14 years of experience in designing, verifying, and optimizing complex digital circuits for various applications and platforms.

Experience

14 yrs 9 mos
Total Experience
14 yrs 9 mos
Average Tenure
14 yrs 9 mos
Current Experience

Amd

Silicon Design Engineer

Jul 2011 – Present · 14 yrs 9 mos · Bengaluru, Karnataka, India · On-site

  • High Frequency Digital design
  • 3DIC design & Cross-die signoff (STA, SI)
  • Transistor level Static timing analysis
  • Nanotime+SPICE+Primetime
  • Hand-on TFM (Tool-Flow-Methodology) development
High Frequency Digital design3DIC designStatic timing analysisNanotimeSPICEPrimetime+3

Education

I2IT Pune

Master of Technology (M.Tech.) — Microelectronics and VLSI Design

Jan 2010 – Jan 2012

I2IT Pune

High Frequency design — Computer Hardware Engineering

Jul 2010 – Dec 2010

Savitribai Phule Pune University

Bachelor of Engineering (B.E.)

Jan 2006 – Jan 2010

Indian Institute of Management, Calcutta

Certificate: Unix based network design — Computer Science

Jun 2007 – Jul 2007

Stackforce found 100+ more professionals with Static Timing Analysis & 3dic Design

Explore similar profiles based on matching skills and experience

Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Sai Seshagiri Rao B V

Sai Seshagiri Rao B V

Senior Staff Engineer

at MediaTek

Bengaluru, India14 yrs 4 mos exp
Physical VerificationPhysical Design
MV

Mayank Verma

Principal Engineer

at Qualcomm

Noida, India11 yrs 6 mos exp
ASICPhysical Design
Nikhil GV

Nikhil GV

Implementation Engineer

at Meta

Bengaluru, India8 yrs 7 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
RS

Rakshitha S R

Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 3 mos exp
Functional VerificationSystem on a Chip (SoC)
R.

Ritika ..

Staff Engineer

at Qualcomm

Delhi, India15 yrs 5 mos exp
Physical DesignTiming Closure
Raja Mondal

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp