Ashish Patil

Software Engineer

Bengaluru, Karnataka, India7 yrs 2 mos experience

Highly Stable

Key Highlights

Expert in Embedded Systems and ASIC design.
Proficient in multiple programming languages including C++ and Java.
Strong background in Digital CMOS and Analog IC design.

Stackforce AI infers this person is a highly skilled engineer in the semiconductor and embedded systems industry.

Contact

Skills

Core Skills

Embedded SystemsAsic Design

Other Skills

C++CDigital CMOS designAnalog IC DesignSystemVerilogSoftware Defined RadioFPGA prototypingSystem on a Chip (SoC)Visual BasicMatlabJavaMicrosoft WordHTMLMicrosoft OfficeMicrosoft Excel

Experience

7 yrs 2 mos

Total Experience

7 yrs 2 mos

Average Tenure

7 yrs 2 mos

Current Experience

Qualcomm

4 roles

Senior Lead Engineer

Promoted

Dec 2023 – Present · 2 yrs 4 mos

C++CEmbedded SystemsDigital CMOS designAnalog IC DesignSystemVerilog+4

Senior Engineer

Promoted

Nov 2021 – Dec 2023 · 2 yrs 1 mo

C++CEmbedded SystemsDigital CMOS designAnalog IC DesignSystemVerilog+4

Engineer

Jul 2019 – Nov 2021 · 2 yrs 4 mos

C++CEmbedded SystemsDigital CMOS designAnalog IC DesignSystemVerilog+4

Intern

Jan 2019 – Jun 2019 · 5 mos

Education

Motilal Nehru National Institute Of Technology

Master of Technology - MTech — Microelectronics and VLSI design

Jan 2017 – Jan 2019

Pune Institute of Computer Technology

Bachelor of Engineering (B.E.) — electronics and telecommunications engineering

Jan 2012 – Jan 2015

Government Polytechnic Washim

Diploma — Electronics and Telecommunication Engineering

Jan 2009 – Jan 2012

Stackforce found 100+ more professionals with Embedded Systems & Asic Design

Explore similar profiles based on matching skills and experience

Ketan Sisodia

GPU Logic Design Engineer

at Intel Corporation

Bengaluru, India4 yrs 11 mos exp

Graphics Processing UnitRTL Design

Mohammad Safiullah

Technical Leader

at Cisco

San Francisco, United States21 yrs 8 mos exp

TelecommunicationsASICFPGA

Sachidanand Varadarajan

Vice President of Engineering

at Qualcomm

San Diego, United States33 yrs 9 mos exp

Electronic Design automationStrategic LeadershipSystem on a Chip (SoC)

Abhishek Aggarwal

Staff Design Engineer

at Renesas Electronics

Delhi, India9 yrs 6 mos exp

System ArchitectureLow-power DesignASIC Design

Ayush Dixit

Member of Technical Staff

at AMD

Noida, India11 yrs 5 mos exp

Silicon ValidationPost-Silicon Validation

Chirag Kakani

Senior Verification Engineer

at NVIDIA

Bengaluru, India9 yrs 8 mos exp

VerilogSystemVerilog

Pankaj Jaiswal

Platform Power and Performance Engineer

at Intel Corporation

Bengaluru, India1 yr 8 mos exp

Very-Large-Scale Integration (VLSI)CMOS

Ajeet Kumar

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp

Static Timing AnalysisLow-power Design