Jaideep Kala

Software Engineer

New Delhi, Delhi, India3 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expertise in SoC design and low power verification.
  • Hands-on experience with UAV technology and embedded systems.
  • Strong academic background with high grades in relevant fields.
Stackforce AI infers this person is a skilled engineer in Aerospace and Embedded Systems.

Contact

LinkedIn

Skills

Core Skills

Soc DesignLow Power DesignVerificationDrone TechnologyEmbedded SystemsUav Technology

Other Skills

Low power convergenceSign-offVCLPCLPLow power verificationProject workMultirotor designProject managementControl systemsAutonomous UAV developmentUAV developmentRoboticsArduinoPrinted Circuit Board (PCB) DesignLeadership

About

SoC Design Engineer at Intel Corporation.

Experience

3 yrs 9 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 9 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Jun 2023 – Present · 2 yrs 11 mos · Bengaluru, Karnataka, India

  • Low power convergence and Sign-off.
  • Tools - VCLP/CLP
Low power convergenceSign-offVCLPCLPSoC DesignLow Power Design

Graduate Intern

Aug 2022 – Jun 2023 · 10 mos · Bengaluru, Karnataka, India

  • Low power verification
Low power verificationVerification

Bharat forge ltd

Intern

Oct 2019 – Oct 2019 · 0 mo · Pune/Pimpri-Chinchwad Area

  • Project work on 50kg payload carrying multirotor
Project workMultirotor designDrone Technology

Indian institute of technology, delhi

Project Intern

May 2019 – Jul 2019 · 2 mos · Greater Delhi Area

  • Embedded systems and control systems Intern
Embedded systemsControl systemsEmbedded Systems

Tsalla aerospace

Project Intern

Jan 2019 – Feb 2019 · 1 mo · Bengaluru, Karnataka, India

  • Worked on Dexter series Autonomous UAV
Autonomous UAV developmentUAV Technology

Hp

Trainee

Jun 2018 – Jul 2018 · 1 mo · New Delhi Area, India

  • embedded systems and robotics
Embedded systemsRoboticsEmbedded Systems

Education

Delhi Technological University (Formerly DCE)

Master of Technology - MTech — Signal Processing & Digital design

Aug 2021 – May 2023

Maharaja Agrasen Institute Of Technology, Delhi

Bachelor of Technology — Electronics and communication

Jan 2017 – Jul 2021

St. Pauls School

Stackforce found 100+ more professionals with Soc Design & Low Power Design

Explore similar profiles based on matching skills and experience

Raghavendra JN

Raghavendra JN

Director

at Microsoft

Bengaluru, India20 yrs 6 mos exp
Functional VerificationSoCPower VerificationLow-power VerificationSub System Verification
Bhagyashree R

Bhagyashree R

PDN Engineer/EMIR

at Mediatek

India7 yrs 8 mos exp
EMIR
Guruprasad T.

Guruprasad T.

Sr SoC Design Engineer

at Intel Corporation

Bangalore, India19 yrs 3 mos exp
ASICSoCFunctional Verification
Ajinkya Kautikwar

Ajinkya Kautikwar

Applications Engineer II

at Synopsys Inc

Yavatmal, India5 yrs exp
Sanjay Gupta

Sanjay Gupta

Chief Development Officer & India Country Head

at L&T Semiconductor Technologies

South Delhi, India28 yrs 10 mos exp
SemiconductorsEngineering ManagementR&DAutomotiveProduct Development
Ananda Samajdar

Ananda Samajdar

Research Staff Member

at IBM

Yorktown Heights, United States12 yrs 1 mo exp
Computer ArchitectureDigital Signal ProcessorsRTL DesignPower ManagementSoC Integration
Karishma Singh

Karishma Singh

Sr principle product engineer

at Cadence

Noida, India13 yrs 5 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
Rajiv Mittal

Rajiv Mittal

CTO and Head of Engineering

at LeadSoc Technologies Pvt Ltd

Bengaluru, India25 yrs 3 mos exp