Anjali Ekkattiri

Software Engineer

Bengaluru, Karnataka, India6 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC and power-aware verification.
  • Proficient in UVM and SystemVerilog methodologies.
  • Strong programming skills in Python and C.
Stackforce AI infers this person is a VLSI and ASIC verification specialist with strong programming capabilities.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)Application-specific Integrated Circuits (asic)

Other Skills

PythonSystemVerilogVerilogField-Programmable Gate Arrays (FPGA)Object-Oriented Programming (OOP)Core JavaPerlC (Programming Language)Digital Circuit Design

Experience

6 yrs 10 mos
Total Experience
2 yrs 8 mos
Average Tenure
1 yr 5 mos
Current Experience

Mediatek

Senior Design Verification Engineer

Nov 2024 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

PythonUniversal Verification Methodology (UVM)SystemVerilogVerilogField-Programmable Gate Arrays (FPGA)Application-Specific Integrated Circuits (ASIC)

Cisma consultants pvt ltd (a wholly owned subsidiary of verikwest systems inc, usa)

2 roles

Senior Engineer

Promoted

Jan 2024 – Oct 2024 · 9 mos

Associate Engineer

May 2021 – Jan 2024 · 2 yrs 8 mos

Tata consultancy services

ASE

Sep 2011 – Sep 2013 · 2 yrs · Bangalore

Education

PES INSTITUTE OF TECHNOLOGY

Master of Technology (MTech) — VLSI & EMBEDDED SYSTEM

Jan 2013 – Jan 2015

NSS COLLEGE OF ENGINEERING

B TECH — ELECTRONICS AND COMMUNICATION

Jan 2007 – Jan 2011

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs 1 mo exp
Ravinjay Tiwari

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp
Kuldeep Dudhagara

Kuldeep Dudhagara

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 5 mos exp
Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 2 mos exp
Kishan Patel

Kishan Patel

Design Verification Engineer

at NVIDIA

Anand, India6 yrs 3 mos exp
Priyanka Pandey

Priyanka Pandey

Synthesis and STA Engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Static Timing AnalysisRTL Design
Digvijay Patil

Digvijay Patil

Senior Staff Engineer

at Marvell Technology

Pune, India11 yrs 1 mo exp
Functional VerificationSystemVerilog
Shimoga Yalal

Shimoga Yalal

Senior Silicon Design Engineer

at AMD

Hyderabad, India5 yrs 8 mos exp
SoC level Power VerificationVerification ArchitectureIP level ASIC VerificationDesign Verification