K. A.

Software Engineer

Delhi, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Strong foundation in DFT methodologies.
  • Proficient in Verilog and Python programming.
  • Recent graduate from IIT Tirupati with high academic performance.
Stackforce AI infers this person is a DFT Engineer with expertise in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

DftVerilog

Other Skills

MBISTPythonCST Microwave StudioMATLABC++

About

An enthusiastic person when it comes to learn new things and quick at grasping new concepts . I am looking forward to contribute my knowledge and keep growing technically.

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Intel corporation

2 roles

DFT Engineer

Jul 2023 – Present · 2 yrs 9 mos · Bengaluru, Karnataka, India

MBISTVerilogPythonDFT

Graduate Technical Intern (DFT)

Jul 2022 – Jul 2023 · 1 yr · Bengaluru, Karnataka, India

Nagarro

Graduate Engineering Trainee

Jan 2019 – Jan 2019 · 0 mo · Gurugram, Haryana, India

Education

Indian Institute of Technology Tirupati

Master of Technology - MTech — Electrical and Electronics Engineering

Jan 2021 – Jan 2023

Gautam Buddha University

Integrated Dual Degree (B.Tech + M.Tech) — Electronics and Communications Engineering

Jan 2014 – Jan 2019

Stackforce found 100+ more professionals with Dft & Verilog

Explore similar profiles based on matching skills and experience

Ankit Dhama

Ankit Dhama

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 7 mos exp
DFT RTLScan Insertion
APARNA MISHRA

APARNA MISHRA

Senior Lead Engineer

at Qualcomm

Delhi, India5 yrs 7 mos exp
RTL DesignPhysical Design
Prem Kumar T

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 5 mos exp
Manikandan Palanisamy

Manikandan Palanisamy

Senior ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 10 mos exp
DFTRTL Design
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 9 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Vidya S

Vidya S

Synthesis Engineer (On Contract)

at MediaTek

Bengaluru, India5 yrs 2 mos exp
SynthesisAutomatic Test Pattern Generation (ATPG)
LAKSHAY MADAAN

LAKSHAY MADAAN

Engineer

at Qualcomm

Uttarakhand, India7 yrs exp
ElectronicsField-Programmable Gate Arrays (FPGA)
Veerraju Masimukkula

Veerraju Masimukkula

Senior Manager - ASIC Design

at Alphawave Semi

Hyderabad, India15 yrs 5 mos exp