Ayush Agrawal — Software Engineer
Intern at Mediatek as VLSI RTL Design Engineer
Stackforce AI infers this person is a VLSI Engineer with expertise in digital design and embedded systems.
Location: Bengaluru, Karnataka, India
Experience: 4 yrs 3 mos
Skills
- Very-large-scale Integration (vlsi)
- Digital Electronics
Career Highlights
- Senior VLSI Engineer with strong academic background.
- Experience in RTL design at MediaTek.
- Proficient in VLSI and Digital Electronics.
Work Experience
MediaTek
Senior Engineer - RTL DESIGN (9 mos)
RTL Design Intern (5 mos)
ACM, Association for Computing Machinery
Member (3 yrs 6 mos)
Education
Master of Engineering - MEng at BITS Pilani, Hyderabad Campus
Bachelor of Technology - BTech at Institute of Engineering & Technology DAVV, Indore
Senior Secondary (10+2) at India International Public School, Dabra Gwalior
Secondary (10) at India International Public School, Dabra Gwalior