Gnanender Reddy

Software Engineer

Bengaluru, Karnataka, India8 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Synthesis and Static Timing Analysis.
  • Proficient in Physical Design methodologies.
  • Strong background in RTL to GDS flow.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Synthesis and STA.

Contact

LinkedIn

Skills

Core Skills

SynthesisSta

Other Skills

Physical DesignRTL2GDSPrime TimeDesign CompilerInnovusICCPlace & RouteEquivalence CheckingCLPUPF

Experience

8 yrs 11 mos
Total Experience
4 yrs 5 mos
Average Tenure
8 yrs 5 mos
Current Experience

Mediatek

Synthesis and STA Engineer

Nov 2017 – Present · 8 yrs 5 mos · Bengaluru Area, India

STASynthesisPhysical DesignRTL2GDSPrime TimeDesign Compiler+6

Rv-vlsi vlsi and embedded systems design center

Physical Design Engineer

Mar 2017 – Sep 2017 · 6 mos · Bengaluru, Karnataka, India

Education

Jawaharlal Nehru Technological University, Hyderabad

Master of Technology (M.Tech.) — VLSI System Design

Jan 2014 – Jan 2017

Jawaharlal Nehru Technological University, Hyderabad

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Synthesis & Sta

Explore similar profiles based on matching skills and experience

Keertiprasad Kulkarni

Keertiprasad Kulkarni

Senior Technical Manager

at MediaTek

Bengaluru, India16 yrs 10 mos exp
Physical DesignStatic Timing AnalysisFloorplanningTiming ClosureLogical Synthesis
Meghana G

Meghana G

Associate Engineer

at Astrasilica Technologies Private Ltd

Bengaluru, India1 yr 11 mos exp
Aniket Joshi

Aniket Joshi

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 9 mos exp
Physical DesignStatic Timing Analysis
Prakash Mehra

Prakash Mehra

SOC Power Lead

at Intel Corporation

Bengaluru, India10 yrs 8 mos exp
Ajeet Kumar

Ajeet Kumar

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 5 mos exp
Static Timing AnalysisLow-power Design
Ratnesh Mohan

Ratnesh Mohan

Senior Engineer (SoC Design)

at MediaTek

Bengaluru, India2 yrs 4 mos exp
Static Timing AnalysisSynthesis
RV

raghu venegalla

Senior Lead Engineer

at Qualcomm

Karnataka, India14 yrs 9 mos exp
Physical DesignStatic Timing Analysis
Basanth Singh

Basanth Singh

Manager-TA

at Insemi Technology Services Pvt. Ltd.

Bengaluru, India13 yrs exp
RecruitmentStrategy PlanningTechnical RecruitingVLSI