Thejasvi N

Software Engineer

India6 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in SoC physical design and CAD automation.
  • Hands-on experience in PnR flow and STA timing analysis.
  • Strong scripting skills in Perl and TCL.
Stackforce AI infers this person is a Physical Design Engineer with expertise in SoC design and CAD automation.

Contact

LinkedIn

Skills

Core Skills

Physical DesignClockingCad Automation

Other Skills

Clock Tree SynthesisPnR flowSTA timingPV fixesSignalReliabilityJitterCircuitPlace & RouteLogic GatesOptimizationLevel DesignInterpersonal SkillsRoutingPresto

About

SoC physical design + CAD automation + SoC clocking + PDN (top level) routing + bump planning + Scripting

Experience

6 yrs 10 mos
Total Experience
3 yrs 5 mos
Average Tenure
4 yrs 1 mo
Current Experience

Intel corporation

Graphics hardware engineer

Mar 2022 – Present · 4 yrs 1 mo

Clock Tree SynthesisPhysical DesignClocking

Soctronics

2 roles

Physical Design Engineer

Jun 2020 – Mar 2022 · 1 yr 9 mos · Hyderabad, Telangana, India

  • Have a hands on experience in PnR flow, STA timing, PV fixes
PnR flowSTA timingPV fixesPhysical DesignCAD Automation

Engineer Intern

Jun 2019 – Jun 2020 · 1 yr · Hyderabad, Telangana, India

Education

BV Raju Institute of Technology (BVRIT)

Bachelor of Technology - BTech

JNTUH College of Engineering Hyderabad

Master of Science - MS — VLSI

Stackforce found 100+ more professionals with Physical Design & Clocking

Explore similar profiles based on matching skills and experience

Prajjwal Rana

Prajjwal Rana

Analog Design Engineer

at Texas Instruments

Bengaluru, India0 mo exp
Analog DesignHigh-speed Digital DesignRF Design
Prachi Agarwal

Prachi Agarwal

Silicon Physical Design Engineer

at Google

Ajmer, India6 yrs 8 mos exp
Analog Circuit DesignTiming Closure
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 2 mos exp
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Static Timing AnalysisLogic Synthesis
Abhirup Lahiri

Abhirup Lahiri

Principal Engineer

at Marvell Technology

Bengaluru, India16 yrs 10 mos exp
Analog Circuit DesignPLLRF
Jigar Pankhania

Jigar Pankhania

Product Development Engineer

at Intel Corporation

Bengaluru, India7 yrs 8 mos exp
Digital Circuit DesignVery-Large-Scale Integration (VLSI)Physical DesignPerformance Verification
Rahul Kumar Singh

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 8 mos exp
VD

Vineet Kumar Dwivedi

Technical Lead

at Intel Corporation

Bengaluru, India11 yrs 6 mos exp
EthernetMemoryHardware Verification