Shanmukh N.

DevOps Engineer

Bengaluru, Karnataka, India5 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in pre-silicon validation and verification.
  • Strong background in VLSI and circuit design.
  • Hands-on experience with SystemVerilog and UVM.
Stackforce AI infers this person is a VLSI Verification Engineer with expertise in pre-silicon validation.

Contact

LinkedIn

Skills

Core Skills

Circuit DesignVerification

Other Skills

VerilogSignal ProcessingControl Systems DesignVery-Large-Scale Integration (VLSI)CommunicationSystemVerilogUniversal Verification Methodology (UVM)

Experience

5 yrs 7 mos
Total Experience
2 yrs 9 mos
Average Tenure
3 yrs 10 mos
Current Experience

Intel corporation

Pre Silicon Validation Engineer

Jun 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India

Circuit DesignVerilogSignal ProcessingControl Systems DesignVery-Large-Scale Integration (VLSI)Communication+3

Nvidia

2 roles

CPU Verification Engineer

Aug 2020 – May 2022 · 1 yr 9 mos

Hardware Intern

Jan 2020 – Jul 2020 · 6 mos

Csir-ceeri

Intern

May 2018 – Jul 2018 · 2 mos · Chennai Area, India

Education

Birla Institute of Technology and Science, Pilani Hyderabad Campus

Bachelor of Engineering (B.E.) — Electronics and Communication Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Circuit Design & Verification

Explore similar profiles based on matching skills and experience

SUMIT GUPTA

SUMIT GUPTA

Senior Design Verification Engineer

at MediaTek

Delhi, India3 yrs 9 mos exp
Universal Verification Methodology (UVM)
ANKUSH KUMAR YADAV

ANKUSH KUMAR YADAV

ASIC Engineer DV

at Meta

Allahabad, India4 yrs 9 mos exp
Universal Verification Methodology (UVM)
Sachin Mirashe

Sachin Mirashe

Physical Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Physical DesignStatic Timing Analysis
Nagendra Varma

Nagendra Varma

Lead Product Engineer

at Cadence

Bengaluru, India2 yrs 5 mos exp
SK

Sudhir Kumar (Aggarwal)

Senior Director R&D

at Synopsys Inc

India21 yrs 7 mos exp
Vishal Bhartiya

Vishal Bhartiya

Lead Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 8 mos exp
Design VerificationEmbedded SystemsSpeech Enhancement
MD MANZER QUASMI

MD MANZER QUASMI

Public Speaker

at Owner MCIR

Hyderabad, India15 yrs 9 mos exp
Public SpeakingDigital ElectronicsFPGA
Manish Trivedi

Manish Trivedi

Department Manager

at MediaTek

Bengaluru, India19 yrs 8 mos exp
SRAMASIC