Suresh Krishnaiah

Senior Software Engineer

Hyderabad, Telangana, India17 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in System on a Chip (SoC) design.
Strong debugging and troubleshooting capabilities.
Proven track record in test planning and validation.

Stackforce AI infers this person is a Senior Software Engineer specializing in System on a Chip (SoC) technologies.

Contact

Skills

Core Skills

System On A Chip (soc)Debugging

Other Skills

Platform ValidationTest PlanningFunctional TrainingComputer Hardware TroubleshootingManual TestingTriage and debugging

Experience

17 yrs 2 mos

Total Experience

3 yrs 5 mos

Average Tenure

4 yrs 3 mos

Current Experience

Amd

2 roles

Sr. Software system designer

Promoted

Jul 2025 – Present · 10 mos · Telangana, India

DebuggingPlatform ValidationSystem on a Chip (SoC)Test PlanningFunctional TrainingComputer Hardware Troubleshooting+2

Software system designer 2

Feb 2022 – Present · 4 yrs 3 mos · Telangana, India

Harman international

Senior Product Engineer

May 2018 – Feb 2022 · 3 yrs 9 mos · Karnataka, India

Wipro technologies

Senior Project Engineer

Jun 2015 – May 2018 · 2 yrs 11 mos · Karnataka, India

Ust

Senior Validation Associate

Jan 2012 – Jun 2015 · 3 yrs 5 mos · Karnataka, India

Digicomp complete solution limited

Testing Engineer

Feb 2009 – Dec 2011 · 2 yrs 10 mos · Karnataka, India

Education

Indira Gandhi National Open University

Bachelor's degree

Jun 2022 – Jun 2025

K A R Polytechnic College

Diploma of Education — Electronics and Communication Engineering

Apr 2004 – Apr 2006

Stackforce found 100+ more professionals with System On A Chip (soc) & Debugging

Explore similar profiles based on matching skills and experience

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 11 mos exp

Functional VerificationVerification and Validation (V&V)

abhay kumar

SoC Design Engineer

at Intel Corporation

Bengaluru, India19 yrs 9 mos exp

Physical DesignSoC

Ajeet Kumar

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 6 mos exp

Static Timing AnalysisLow-power Design

Jitesh Sanghavi

ASIC Verification Engineering

at Intel Corporation

Bengaluru, India21 yrs 6 mos exp

ASIC Verification

Karthikeyan J G

Senior Department Manager

at MediaTek

Bengaluru, India17 yrs exp

Hardik Sakhareliya

Associate Staff Engineer

at Samsung Semiconductor

Bangalore Urban, India6 yrs 2 mos exp

Ankit Ghiya

Principal Engineer

at AMD

Bengaluru, India17 yrs 6 mos exp

RTL DesignCPU MicroarchitectureMicroarchitectureCPU DesignPerformance Modelling