Shashank Mishra

Software Engineer

Bengaluru, Karnataka, India12 yrs 2 mos experience
Highly Stable

Key Highlights

  • Senior Member of Technical Staff at AMD.
  • Extensive experience in SoC/IP verification.
  • Proficient in multiple hardware description languages.
Stackforce AI infers this person is a Hardware Verification Engineer with expertise in ASIC and FPGA design.

Contact

LinkedIn

Skills

Core Skills

Verilog

Other Skills

C (Programming Language)SystemVerilogDigital ElectronicsUniversal Verification Methodology (UVM)ASICHDL DesignerFPGAXilinx ISECMOSLayout ToolsDigital Circuit DesignC++System ArchitectureLinuxQuesta

Experience

12 yrs 2 mos
Total Experience
2 yrs 11 mos
Average Tenure
7 mos
Current Experience

Amd

Senior Member of Technical Staff

Sep 2025 – Present · 7 mos · Bengaluru, Karnataka, India · On-site

Scaleflux

Staff Engineer

Mar 2022 – Dec 2025 · 3 yrs 9 mos · India · On-site

VerilogC (Programming Language)

Excelmax technologies

SoC/IP Verification Engineer

Feb 2021 – Feb 2022 · 1 yr · India

Sevitech systems pvt. ltd.

SoC/IP Verification Engineer

Feb 2017 – Feb 2021 · 4 yrs · India

Open-silicon

SoC Verification Engineer

Dec 2013 – Jan 2017 · 3 yrs 1 mo · Pune Area, India

Education

CDAC, Pune, India

PG-DIPLOMA — VLSI

Jan 2013 – Jan 2013

University College of Engg.,Kota

Jan 2008 – Jan 2012

Kendriya Vidyalaya

Kendriya Vidyalaya

Kendriya Vidyalaya

Stackforce found 100+ more professionals with Verilog

Explore similar profiles based on matching skills and experience

Dileep Nalamati

Dileep Nalamati

Digital Verification

at NXP Semiconductors

Hyderabad, India10 yrs 2 mos exp
Digital Verification
Chethan Laxminarayana

Chethan Laxminarayana

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs 6 mos exp
Piyush Jain

Piyush Jain

ASIC Design Engineer

at Juniper Networks

Bengaluru, India13 yrs 9 mos exp
ASICRTL design
Keyur Patel

Keyur Patel

Staff Engineer

at VeriFast Technologies

Ahmedabad, India8 yrs exp
Formal VerificationFunctional VerificationUniversal Verification Methodology (UVM)
Sulagna Podder

Sulagna Podder

Senior Physical Design Engineer

at Qualcomm

Bengaluru, India3 yrs 8 mos exp
VLSI DesignPhysical Design
SM

Sunitha Marri

Verification Lead

at Intel Corporation

Bengaluru, India17 yrs 6 mos exp
Functional VerificationRTL Verification
Abdul Rahaman Shaik

Abdul Rahaman Shaik

Verification Engineer

at Intel Corporation

India11 yrs 3 mos exp
RTL VerificationApplication-Specific Integrated Circuits (ASIC)
AJ

Abhishek Joshi

System Design Engineer

at AMD

Delhi, India5 yrs 9 mos exp
SemiconductorsDigital Electronics